<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux-dev/Documentation/arm/stm32, branch master</title>
<subtitle>Linux kernel development work - see feature branches</subtitle>
<id>https://git.zx2c4.com/linux-dev/atom/Documentation/arm/stm32?h=master</id>
<link rel='self' href='https://git.zx2c4.com/linux-dev/atom/Documentation/arm/stm32?h=master'/>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/'/>
<updated>2022-09-04T17:18:02Z</updated>
<entry>
<title>docs: arm: stm32: introduce STM32 DMA-MDMA chaining feature</title>
<updated>2022-09-04T17:18:02Z</updated>
<author>
<name>Amelie Delaunay</name>
<email>amelie.delaunay@foss.st.com</email>
</author>
<published>2022-08-29T15:46:43Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=c6c1a365d6115f159572106b0bfd9796b0bffd27'/>
<id>urn:sha1:c6c1a365d6115f159572106b0bfd9796b0bffd27</id>
<content type='text'>
STM32 DMA-MDMA chaining feature is available on STM32 SoCs which embed
STM32 DMAMUX, DMA and MDMA controllers. It is the case on STM32MP1 SoCs but
also on STM32H7 SoCs. But focus is on STM32MP1 SoCs, using DDR.
This documentation aims to explain how to use STM32 DMA-MDMA chaining
feature in drivers of STM32 peripheral having request lines on STM32 DMA.

Signed-off-by: Amelie Delaunay &lt;amelie.delaunay@foss.st.com&gt;
Link: https://lore.kernel.org/r/20220829154646.29867-4-amelie.delaunay@foss.st.com
Signed-off-by: Vinod Koul &lt;vkoul@kernel.org&gt;
</content>
</entry>
<entry>
<title>docs: arm: stm32: introduce STM32MP13 SoCs</title>
<updated>2021-09-20T06:53:29Z</updated>
<author>
<name>Alexandre Torgue</name>
<email>alexandre.torgue@foss.st.com</email>
</author>
<published>2021-07-23T13:28:06Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=02c0dc0f60fa04a20267e8512af6614f179de0fc'/>
<id>urn:sha1:02c0dc0f60fa04a20267e8512af6614f179de0fc</id>
<content type='text'>
STM32MP13 SoCs are derivative of STM32MP15 SoCs. They embed one Cortex-A7
plus standard connectivity.

Signed-off-by: Alexandre Torgue &lt;alexandre.torgue@foss.st.com&gt;
Acked-by: Arnd Bergmann &lt;arnd@arndb.de&gt;
</content>
</entry>
<entry>
<title>Documentation: arm: stm32: Add stm32h750 value line doc</title>
<updated>2021-04-01T07:04:28Z</updated>
<author>
<name>dillon min</name>
<email>dillon.minfei@gmail.com</email>
</author>
<published>2021-03-31T08:28:40Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=69ca48e6cc1710746356e8170736286f7e9a3dfc'/>
<id>urn:sha1:69ca48e6cc1710746356e8170736286f7e9a3dfc</id>
<content type='text'>
This patchset add support for soc stm32h750, stm32h750 has mirror
different from stm32h743

item            stm32h743     stm32h750
flash size:     2MiB          128KiB
adc:            none          3
crypto-hash:    none          aes/hamc/des/tdes/md5/sha

detail information can be found at:
https://www.st.com/en/microcontrollers-microprocessors/stm32h750-value-line.html

Signed-off-by: dillon min &lt;dillon.minfei@gmail.com&gt;
Signed-off-by: Alexandre Torgue &lt;alexandre.torgue@foss.st.com&gt;
</content>
</entry>
<entry>
<title>docs: arm: convert docs to ReST and rename to *.rst</title>
<updated>2019-07-15T12:20:24Z</updated>
<author>
<name>Mauro Carvalho Chehab</name>
<email>mchehab+samsung@kernel.org</email>
</author>
<published>2019-04-14T18:51:10Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=dc7a12bdfccd94c31f79e294f16f7549bd411b49'/>
<id>urn:sha1:dc7a12bdfccd94c31f79e294f16f7549bd411b49</id>
<content type='text'>
Converts ARM the text files to ReST, preparing them to be an
architecture book.

The conversion is actually:
  - add blank lines and identation in order to identify paragraphs;
  - fix tables markups;
  - add some lists markups;
  - mark literal blocks;
  - adjust title markups.

At its new index.rst, let's add a :orphan: while this is not linked to
the main index.rst file, in order to avoid build warnings.

Signed-off-by: Mauro Carvalho Chehab &lt;mchehab+samsung@kernel.org&gt;
Reviewed-by Corentin Labbe &lt;clabbe.montjoie@gmail.com&gt; # For sun4i-ss
</content>
</entry>
<entry>
<title>docs: mark orphan documents as such</title>
<updated>2019-06-08T19:42:11Z</updated>
<author>
<name>Mauro Carvalho Chehab</name>
<email>mchehab+samsung@kernel.org</email>
</author>
<published>2019-06-07T18:54:22Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=27c054d2939f1a46a4da62732e71c140e664afb9'/>
<id>urn:sha1:27c054d2939f1a46a4da62732e71c140e664afb9</id>
<content type='text'>
Sphinx doesn't like orphan documents:

    Documentation/accelerators/ocxl.rst: WARNING: document isn't included in any toctree
    Documentation/arm/stm32/overview.rst: WARNING: document isn't included in any toctree
    Documentation/arm/stm32/stm32f429-overview.rst: WARNING: document isn't included in any toctree
    Documentation/arm/stm32/stm32f746-overview.rst: WARNING: document isn't included in any toctree
    Documentation/arm/stm32/stm32f769-overview.rst: WARNING: document isn't included in any toctree
    Documentation/arm/stm32/stm32h743-overview.rst: WARNING: document isn't included in any toctree
    Documentation/arm/stm32/stm32mp157-overview.rst: WARNING: document isn't included in any toctree
    Documentation/gpu/msm-crash-dump.rst: WARNING: document isn't included in any toctree
    Documentation/interconnect/interconnect.rst: WARNING: document isn't included in any toctree
    Documentation/laptops/lg-laptop.rst: WARNING: document isn't included in any toctree
    Documentation/powerpc/isa-versions.rst: WARNING: document isn't included in any toctree
    Documentation/virtual/kvm/amd-memory-encryption.rst: WARNING: document isn't included in any toctree
    Documentation/virtual/kvm/vcpu-requests.rst: WARNING: document isn't included in any toctree

So, while they aren't on any toctree, add :orphan: to them, in order
to silent this warning.

Signed-off-by: Mauro Carvalho Chehab &lt;mchehab+samsung@kernel.org&gt;
Acked-by: Andrew Donnellan &lt;ajd@linux.ibm.com&gt;
Signed-off-by: Jonathan Corbet &lt;corbet@lwn.net&gt;
</content>
</entry>
<entry>
<title>ARM: stm32: add initial support for STM32MP157</title>
<updated>2018-03-05T08:08:43Z</updated>
<author>
<name>Ludovic Barre</name>
<email>ludovic.barre@st.com</email>
</author>
<published>2018-01-16T14:56:00Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=f7dcb04475b24e8c655aa8f285450ada17c16ebf'/>
<id>urn:sha1:f7dcb04475b24e8c655aa8f285450ada17c16ebf</id>
<content type='text'>
This patch adds initial support of STM32MP157 microprocessor (MPU)
based on Arm Cortex-A7. New Cortex-A infrastructure (gic, timer,...)
are selected if ARCH_MULTI_V7 is defined.

Signed-off-by: Ludovic Barre &lt;ludovic.barre@st.com&gt;
Signed-off-by: Alexandre Torgue &lt;alexandre.torgue@st.com&gt;
</content>
</entry>
<entry>
<title>ARM: stm32: prepare stm32 family to welcome armv7 architecture</title>
<updated>2018-03-05T08:08:35Z</updated>
<author>
<name>Ludovic Barre</name>
<email>ludovic.barre@st.com</email>
</author>
<published>2018-02-27T08:05:18Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=3ed71f8ad98a07803299693481b03fa6391e094f'/>
<id>urn:sha1:3ed71f8ad98a07803299693481b03fa6391e094f</id>
<content type='text'>
This patch prepares the STM32 machine for the integration of Cortex-A
based microprocessor (MPU), on top of the existing Cortex-M
microcontroller family (MCU). Since both MCUs and MPUs are sharing
common hardware blocks we can keep using ARCH_STM32 flag for most of
them. If a hardware block is specific to one family we can use either
ARM_SINGLE_ARMV7M or ARCH_MULTI_V7 flag.

Signed-off-by: Ludovic Barre &lt;ludovic.barre@st.com&gt;
Signed-off-by: Alexandre Torgue &lt;alexandre.torgue@st.com&gt;
</content>
</entry>
<entry>
<title>Documentation: arm: stm32: move to rst format</title>
<updated>2018-03-05T08:08:34Z</updated>
<author>
<name>Ludovic Barre</name>
<email>ludovic.barre@st.com</email>
</author>
<published>2018-02-26T13:39:52Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=40fed8d0e3833200f4b9f7cd057e37d0450a5044'/>
<id>urn:sha1:40fed8d0e3833200f4b9f7cd057e37d0450a5044</id>
<content type='text'>
This patch rewrites stm32 documentation to rst
(ReStructuredText) format.

Signed-off-by: Ludovic Barre &lt;ludovic.barre@st.com&gt;
Signed-off-by: Alexandre Torgue &lt;alexandre.torgue@st.com&gt;
</content>
</entry>
<entry>
<title>ARM: stm32: add new STM32F769 MCU</title>
<updated>2018-03-05T08:08:19Z</updated>
<author>
<name>Alexandre Torgue</name>
<email>alexandre.torgue@st.com</email>
</author>
<published>2017-12-11T08:54:00Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=85beb77f87f750b3b363ddc427708338522f3909'/>
<id>urn:sha1:85beb77f87f750b3b363ddc427708338522f3909</id>
<content type='text'>
Add new st,stm32f769 compatible machine name for STM32F769 MCU and update
documentation.

Signed-off-by: Alexandre Torgue &lt;alexandre.torgue@st.com&gt;
</content>
</entry>
<entry>
<title>ARM: stm32: Add a new SOC - STM32H743</title>
<updated>2017-03-24T10:37:24Z</updated>
<author>
<name>Alexandre TORGUE</name>
<email>alexandre.torgue@st.com</email>
</author>
<published>2017-01-30T16:46:23Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=c6ed0f31ce3e1c5729d1c8f81a2a94ab881506a6'/>
<id>urn:sha1:c6ed0f31ce3e1c5729d1c8f81a2a94ab881506a6</id>
<content type='text'>
The STM32H743 is a Cortex-M7 MCU running at 400MHz and containing 1MBytes
internal RAM.

Signed-off-by: Alexandre TORGUE &lt;alexandre.torgue@st.com&gt;
</content>
</entry>
</feed>
