<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux-dev/Documentation/devicetree/bindings/arm/mrvl, branch master</title>
<subtitle>Linux kernel development work - see feature branches</subtitle>
<id>https://git.zx2c4.com/linux-dev/atom/Documentation/devicetree/bindings/arm/mrvl?h=master</id>
<link rel='self' href='https://git.zx2c4.com/linux-dev/atom/Documentation/devicetree/bindings/arm/mrvl?h=master'/>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/'/>
<updated>2020-10-26T21:13:56Z</updated>
<entry>
<title>dt-bindings: Explicitly allow additional properties in board/SoC schemas</title>
<updated>2020-10-26T21:13:56Z</updated>
<author>
<name>Rob Herring</name>
<email>robh@kernel.org</email>
</author>
<published>2020-10-05T18:38:29Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=62298364bd489b06d16370fd258c7be6a906729c'/>
<id>urn:sha1:62298364bd489b06d16370fd258c7be6a906729c</id>
<content type='text'>
In order to add meta-schema checks for additional/unevaluatedProperties
being present, all schema need to make this explicit. As the top-level
board/SoC schemas always have additional properties, add
'additionalProperties: true'.

Acked-by: Krzysztof Kozlowski &lt;krzk@kernel.org&gt;
Acked-by: Viresh Kumar &lt;viresh.kumar@linaro.org&gt;
Acked-by: Geert Uytterhoeven &lt;geert+renesas@glider.be&gt;
Signed-off-by: Rob Herring &lt;robh@kernel.org&gt;
Link: https://lore.kernel.org/r/20201005183830.486085-4-robh@kernel.org
Signed-off-by: Rob Herring &lt;robh@kernel.org&gt;
</content>
</entry>
<entry>
<title>dt-bindings: arm: mrvl: Add missing compatible strings</title>
<updated>2020-03-31T15:03:33Z</updated>
<author>
<name>Lubomir Rintel</name>
<email>lkundrak@v3.sk</email>
</author>
<published>2020-03-17T09:39:09Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=c734a7cc774758b6e8dffb70d1423529beb76e46'/>
<id>urn:sha1:c734a7cc774758b6e8dffb70d1423529beb76e46</id>
<content type='text'>
Add compatible strings for the boards we have in tree. At the same time,
fix the MMP3 compatible string: the preferred vendor name for Marvell is
"marvell", not "mrvl", and indeed "marvell,mmp3" has been actively used,
not "mrvl,mmp3".

Fixes: 95aecb71b84e ("dt-bindings: arm: mrvl: Document MMP3 compatible string")
Signed-off-by: Lubomir Rintel &lt;lkundrak@v3.sk&gt;
Reviewed-by: Andrew Lunn &lt;andrew@lunn.ch&gt;
Signed-off-by: Rob Herring &lt;robh@kernel.org&gt;
</content>
</entry>
<entry>
<title>dt-bindings: arm: mrvl: Document MMP3 compatible string</title>
<updated>2019-10-17T14:18:28Z</updated>
<author>
<name>Lubomir Rintel</name>
<email>lkundrak@v3.sk</email>
</author>
<published>2019-06-21T12:20:59Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=95aecb71b84e01704a36cae8016e12e486374784'/>
<id>urn:sha1:95aecb71b84e01704a36cae8016e12e486374784</id>
<content type='text'>
Marvel MMP3 is a successor to MMP2, containing similar peripherals with two
PJ4B cores.

Signed-off-by: Lubomir Rintel &lt;lkundrak@v3.sk&gt;
Reviewed-by: Rob Herring &lt;robh@kernel.org&gt;
</content>
</entry>
<entry>
<title>dt-bindings: arm: Convert Marvell MMP board/soc bindings to json-schema</title>
<updated>2019-10-17T14:18:27Z</updated>
<author>
<name>Lubomir Rintel</name>
<email>lkundrak@v3.sk</email>
</author>
<published>2019-08-22T08:34:23Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=c3294ea3417056c85d0eaaab1b76ed8a98e29171'/>
<id>urn:sha1:c3294ea3417056c85d0eaaab1b76ed8a98e29171</id>
<content type='text'>
Convert Marvell MMP SoC bindings to DT schema format using json-schema.

Signed-off-by: Lubomir Rintel &lt;lkundrak@v3.sk&gt;
Reviewed-by: Rob Herring &lt;robh@kernel.org&gt;
</content>
</entry>
<entry>
<title>dt-bindings: arm: mrvl: amend Browstone compatible string</title>
<updated>2018-12-13T17:10:46Z</updated>
<author>
<name>Lubomir Rintel</name>
<email>lkundrak@v3.sk</email>
</author>
<published>2018-12-02T11:40:08Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=cd1cc0bef46fc8d8f9ebe82d2064d4f4bd5ecf16'/>
<id>urn:sha1:cd1cc0bef46fc8d8f9ebe82d2064d4f4bd5ecf16</id>
<content type='text'>
The Brownstone board is compatible with "mrvl,mmp2". The actual DTS
already contains the string -- add it to the binding doc as well.

Signed-off-by: Lubomir Rintel &lt;lkundrak@v3.sk&gt;
Signed-off-by: Rob Herring &lt;robh@kernel.org&gt;
</content>
</entry>
<entry>
<title>dt-bindings: move various timer bindings to timer/ directory</title>
<updated>2018-04-27T21:56:47Z</updated>
<author>
<name>Rob Herring</name>
<email>robh@kernel.org</email>
</author>
<published>2018-04-25T19:24:59Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=2359ccddc1c3f4752f43cc19b3db189710b15791'/>
<id>urn:sha1:2359ccddc1c3f4752f43cc19b3db189710b15791</id>
<content type='text'>
Bindings are supposed to be organized by device class/function. Move
bindings for various timers to timer/ binding directory.

Cc: Linus Walleij &lt;linus.walleij@linaro.org&gt;
Acked-by: Thierry Reding &lt;thierry.reding@gmail.com&gt;
Signed-off-by: Rob Herring &lt;robh@kernel.org&gt;
</content>
</entry>
<entry>
<title>dt-bindings: consolidate interrupt controller bindings</title>
<updated>2015-10-22T14:21:25Z</updated>
<author>
<name>Rob Herring</name>
<email>robh@kernel.org</email>
</author>
<published>2015-10-02T03:24:09Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=eb3fcf007fffe5830d815e713591f3e858f2a365'/>
<id>urn:sha1:eb3fcf007fffe5830d815e713591f3e858f2a365</id>
<content type='text'>
Move various interrupt controller bindings into the
interrupt-controller/ directory.

Signed-off-by: Rob Herring &lt;robh@kernel.org&gt;
Cc: Matthias Brugger &lt;matthias.bgg@gmail.com&gt;
Cc: linux-mediatek@lists.infradead.org
</content>
</entry>
<entry>
<title>ARM: MM: Add DT binding for Feroceon L2 cache</title>
<updated>2014-02-22T20:43:49Z</updated>
<author>
<name>Andrew Lunn</name>
<email>andrew@lunn.ch</email>
</author>
<published>2014-02-22T19:14:52Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=4b8f7a11c9fb680895e5079788653a59d6bdde16'/>
<id>urn:sha1:4b8f7a11c9fb680895e5079788653a59d6bdde16</id>
<content type='text'>
Instantiate the L2 cache from DT. Indicate in DT where the cache
control register is so that it is possible to enable/disable write
through on the CPU.

Signed-off-by: Andrew Lunn &lt;andrew@lunn.ch&gt;
Tested-by: Jason Gunthorpe &lt;jgunthorpe@obsidianresearch.com&gt;
Signed-off-by: Jason Cooper &lt;jason@lakedaemon.net&gt;
</content>
</entry>
<entry>
<title>ARM: cache: add dt support for tauros2 cache</title>
<updated>2012-08-16T08:16:50Z</updated>
<author>
<name>Chao Xie</name>
<email>xiechao.mail@gmail.com</email>
</author>
<published>2012-07-31T06:13:14Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=c2b7e05c753156dfba3240c59c400d557c5c8746'/>
<id>urn:sha1:c2b7e05c753156dfba3240c59c400d557c5c8746</id>
<content type='text'>
Signed-off-by: Chao Xie &lt;xiechao.mail@gmail.com&gt;
Signed-off-by: Haojian Zhuang &lt;haojian.zhuang@gmail.com&gt;
</content>
</entry>
<entry>
<title>ARM: Orion: DT support for IRQ and GPIO Controllers</title>
<updated>2012-07-27T14:48:14Z</updated>
<author>
<name>Andrew Lunn</name>
<email>andrew@lunn.ch</email>
</author>
<published>2012-06-27T11:40:04Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=278b45b06bf721b7cf5de67a0126786c60c720e6'/>
<id>urn:sha1:278b45b06bf721b7cf5de67a0126786c60c720e6</id>
<content type='text'>
Both IRQ and GPIO controllers can now be represented in DT.  The IRQ
controllers are setup first, and then the GPIO controllers. Interrupts
for GPIO lines are placed directly after the main interrupts in the
interrupt space.

Signed-off-by: Andrew Lunn &lt;andrew@lunn.ch&gt;
Acked-by: Sebastian Hesselbarth &lt;sebastian.hesselbarth@googlemail.com&gt;
Acked-by: Arnd Bergmann &lt;arnd@arndb.de&gt;
Tested-by: Josh Coombs &lt;josh.coombs@gmail.com&gt;
Tested-by: Simon Baatz &lt;gmbnomis@gmail.com&gt;
</content>
</entry>
</feed>
