<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux-dev/arch/mips/configs/sead3micro_defconfig, branch master</title>
<subtitle>Linux kernel development work - see feature branches</subtitle>
<id>https://git.zx2c4.com/linux-dev/atom/arch/mips/configs/sead3micro_defconfig?h=master</id>
<link rel='self' href='https://git.zx2c4.com/linux-dev/atom/arch/mips/configs/sead3micro_defconfig?h=master'/>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/'/>
<updated>2016-10-06T16:04:20Z</updated>
<entry>
<title>MIPS: generic: Convert SEAD-3 to a generic board</title>
<updated>2016-10-06T16:04:20Z</updated>
<author>
<name>Paul Burton</name>
<email>paul.burton@imgtec.com</email>
</author>
<published>2016-10-05T17:18:21Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=3f5f0a4475e13345326061f00c68f428232ba2bc'/>
<id>urn:sha1:3f5f0a4475e13345326061f00c68f428232ba2bc</id>
<content type='text'>
Convert the MIPS SEAD-3 board support to be a generic board, supported
by generic kernels.

Because the SEAD-3 boot protocol was defined long ago and we don't want
to force a switch to the UHI protocol, SEAD-3 is added as a legacy board
which is detected by reading the REVISION register. This may technically
not be a valid memory read &amp; future work will include attempting to
handle that gracefully. In practice since SEAD-3 is the only legacy
board supported by the generic kernel so far the read will only happen
on SEAD-3 boards, and even once Malta is converted the same REVISION
register exists there too. Other boards such as Boston, Ci20 &amp; Ci40 will
use the UHI boot protocol &amp; thus not run any of the legacy board detect
functions.

Signed-off-by: Paul Burton &lt;paul.burton@imgtec.com&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/14354/
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: SEAD3: Enable DEVTMPFS</title>
<updated>2014-09-22T11:35:48Z</updated>
<author>
<name>Markos Chandras</name>
<email>markos.chandras@imgtec.com</email>
</author>
<published>2014-04-08T15:09:03Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=bfe0307942366b729520718b1ddcd96fb9bd5391'/>
<id>urn:sha1:bfe0307942366b729520718b1ddcd96fb9bd5391</id>
<content type='text'>
This is similar to 68f30ba7f8b9d666d1218eec97822ade0f23d9c3
"MIPS: Malta: Enable DEVTMPFS"

Signed-off-by: Markos Chandras &lt;markos.chandras@imgtec.com&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/6738/
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: SEAD3: Regenerate defconfigs</title>
<updated>2014-09-22T11:35:48Z</updated>
<author>
<name>Markos Chandras</name>
<email>markos.chandras@imgtec.com</email>
</author>
<published>2014-04-08T15:09:02Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=ff848c9f359ba4de478c01886d3664cd768defed'/>
<id>urn:sha1:ff848c9f359ba4de478c01886d3664cd768defed</id>
<content type='text'>
This is similar to a86dc812881fab40175f4d3c3028acf8627a3804
"MIPS: Regenerate malta defconfigs"

Signed-off-by: Markos Chandras &lt;markos.chandras@imgtec.com&gt;
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/6737/
Signed-off-by: Ralf Baechle &lt;ralf@linux-mips.org&gt;
</content>
</entry>
<entry>
<title>MIPS: microMIPS: Add configuration option for microMIPS kernel.</title>
<updated>2013-05-09T15:55:19Z</updated>
<author>
<name>Steven J. Hill</name>
<email>Steven.Hill@imgtec.com</email>
</author>
<published>2013-03-25T18:27:11Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=bce860833ab1e40113eb0efab34d0c8f3b0226b1'/>
<id>urn:sha1:bce860833ab1e40113eb0efab34d0c8f3b0226b1</id>
<content type='text'>
This adds the option to build the Linux kernel using only the
microMIPS ISA. The resulting kernel binary is, at a minimum,
20% smaller than using the MIPS32R2 ISA.

Signed-off-by: Steven J. Hill &lt;Steven.Hill@imgtec.com&gt;
</content>
</entry>
</feed>
