<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux-dev/include/uapi/drm/drm_fourcc.h, branch linus/master</title>
<subtitle>Linux kernel development work - see feature branches</subtitle>
<id>https://git.zx2c4.com/linux-dev/atom/include/uapi/drm/drm_fourcc.h?h=linus%2Fmaster</id>
<link rel='self' href='https://git.zx2c4.com/linux-dev/atom/include/uapi/drm/drm_fourcc.h?h=linus%2Fmaster'/>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/'/>
<updated>2022-05-11T02:40:47Z</updated>
<entry>
<title>Merge tag 'drm-msm-next-2022-05-09' of https://gitlab.freedesktop.org/drm/msm into drm-next</title>
<updated>2022-05-11T02:40:47Z</updated>
<author>
<name>Dave Airlie</name>
<email>airlied@redhat.com</email>
</author>
<published>2022-05-11T02:40:47Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=f83493f7d34da258310ecd3d07f0cc78f884c954'/>
<id>urn:sha1:f83493f7d34da258310ecd3d07f0cc78f884c954</id>
<content type='text'>
- Fourcc modifier for tiled but not compressed layouts
- Support for userspace allocated IOVA (GPU virtual address)
- Devfreq clamp_to_idle fix
- DPU: DSC (Display Stream Compression) support
- DPU: inline rotation support on SC7280
- DPU: update DP timings to follow vendor recommendations
- DP, DPU: add support for wide bus (on newer chipsets)
- DP: eDP support
- Merge DPU1 and MDP5 MDSS driver, make dpu/mdp device the master
  component
- MDSS: optionally reset the IP block at the bootup to drop
  bootloader state
- Properly register and unregister internal bridges in the DRM framework
- Complete DPU IRQ cleanup
- DP: conversion to use drm_bridge and drm_bridge_connector
- eDP: drop old eDP parts again
- DPU: writeback support
- Misc small fixes

Signed-off-by: Dave Airlie &lt;airlied@redhat.com&gt;
From: Rob Clark &lt;robdclark@gmail.com&gt;
Link: https://patchwork.freedesktop.org/patch/msgid/CAF6AEGvJCr_1D8d0dgmyQC5HD4gmXeZw=bFV_CNCfceZbpMxRw@mail.gmail.com
</content>
</entry>
<entry>
<title>drm/fourcc: Add QCOM tiled modifiers</title>
<updated>2022-04-21T21:57:13Z</updated>
<author>
<name>Rob Clark</name>
<email>robdclark@chromium.org</email>
</author>
<published>2021-09-04T17:06:03Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=651877176c0846616add00f50b719ea6d59dff8d'/>
<id>urn:sha1:651877176c0846616add00f50b719ea6d59dff8d</id>
<content type='text'>
These are mainly used internally in mesa, although I believe the display
should be able to scan out the TILED3 format.  Currently we define this
modifier internally in mesa for use with modifier based allocation.  But
we can get rid of that hack if we define the modfiers properly.

Signed-off-by: Rob Clark &lt;robdclark@chromium.org&gt;
Link: https://lore.kernel.org/r/20210904170603.1739137-1-robdclark@gmail.com
Signed-off-by: Rob Clark &lt;robdclark@chromium.org&gt;
</content>
</entry>
<entry>
<title>drm/fourcc: Introduce format modifier for DG2 clear color</title>
<updated>2022-04-12T09:39:45Z</updated>
<author>
<name>Mika Kahola</name>
<email>mika.kahola@intel.com</email>
</author>
<published>2022-04-11T14:34:04Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=9035039e1ed691cd893777a42e048003a2f349d6'/>
<id>urn:sha1:9035039e1ed691cd893777a42e048003a2f349d6</id>
<content type='text'>
DG2 clear color render compression uses Tile4 layout. Therefore, we need
to define a new format modifier for uAPI to support clear color rendering.

v2:
  Display version is fixed. [Imre]
  KDoc is enhanced for cc modifier. [Nanley &amp; Lionel]
v3:
  Split out the modifier addition to a separate patch.
  Clarify the modifier layout description.

Cc: dri-devel@lists.freedesktop.org
Signed-off-by: Mika Kahola &lt;mika.kahola@intel.com&gt;
cc: Anshuman Gupta &lt;anshuman.gupta@intel.com&gt;
Signed-off-by: Juha-Pekka Heikkilä &lt;juha-pekka.heikkila@intel.com&gt;
Signed-off-by: Ramalingam C &lt;ramalingam.c@intel.com&gt;
Signed-off-by: Imre Deak &lt;imre.deak@intel.com&gt;
Acked-by: Nanley Chery &lt;nanley.g.chery@intel.com&gt;
Reviewed-by: Juha-Pekka Heikkila &lt;juhapekka.heikkila@gmail.com&gt;
Acked-by: Maarten Lankhorst &lt;maarten.lankhorst@linux.intel.com&gt;
Link: https://patchwork.freedesktop.org/patch/msgid/20220411143405.1073845-4-imre.deak@intel.com
</content>
</entry>
<entry>
<title>drm/fourcc: Introduce format modifiers for DG2 render and media compression</title>
<updated>2022-04-12T09:39:43Z</updated>
<author>
<name>Matt Roper</name>
<email>matthew.d.roper@intel.com</email>
</author>
<published>2022-04-11T14:34:02Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=764b2668cffafdfde47f51f22b0949315bd0b96a'/>
<id>urn:sha1:764b2668cffafdfde47f51f22b0949315bd0b96a</id>
<content type='text'>
The render/media engines on DG2 unify render compression and media
compression into a single format for the first time, using the Tile 4
layout for main surfaces. The compression algorithm is different from
any previous platform and the display engine must still be configured to
decompress either a render or media compressed surface; as such, we
need new RC and MC framebuffer modifiers to represent buffers in this
format.

v2: Clarify modifier layout description.

Cc: dri-devel@lists.freedesktop.org
Signed-off-by: Matt Roper &lt;matthew.d.roper@intel.com&gt;
Signed-off-by: Imre Deak &lt;imre.deak@intel.com&gt;
Acked-by: Nanley Chery &lt;nanley.g.chery@intel.com&gt;
Reviewed-by: Juha-Pekka Heikkila &lt;juhapekka.heikkila@gmail.com&gt;
Acked-by: Maarten Lankhorst &lt;maarten.lankhorst@linux.intel.com&gt;
Link: https://patchwork.freedesktop.org/patch/msgid/20220411143405.1073845-2-imre.deak@intel.com
</content>
</entry>
<entry>
<title>drm/i915: Introduce new Tile 4 format</title>
<updated>2022-02-24T15:12:26Z</updated>
<author>
<name>Stanislav Lisovskiy</name>
<email>stanislav.lisovskiy@intel.com</email>
</author>
<published>2022-01-18T11:55:43Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=c6e7deb0f092616bd8cb19e8c436b212c64daaab'/>
<id>urn:sha1:c6e7deb0f092616bd8cb19e8c436b212c64daaab</id>
<content type='text'>
This tiling layout uses 4KB tiles in a row-major layout. It has the same
shape as Tile Y at two granularities: 4KB (128B x 32) and 64B (16B x 4). It
only differs from Tile Y at the 256B granularity in between. At this
granularity, Tile Y has a shape of 16B x 32 rows, but this tiling has a shape
of 64B x 8 rows.

Reviewed-by: Imre Deak &lt;imre.deak@intel.com&gt;
Acked-by: Nanley Chery &lt;nanley.g.chery@intel.com&gt;
Signed-off-by: Stanislav Lisovskiy &lt;stanislav.lisovskiy@intel.com&gt;
Link: https://patchwork.freedesktop.org/patch/msgid/20220118115544.15116-2-stanislav.lisovskiy@intel.com
</content>
</entry>
<entry>
<title>drm/fourcc: Add packed 10bit YUV 4:2:0 format</title>
<updated>2021-12-16T10:23:22Z</updated>
<author>
<name>Dave Stevenson</name>
<email>dave.stevenson@raspberrypi.com</email>
</author>
<published>2021-12-15T09:17:37Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=006ea1b5822f9019bd722ffc6242bc0880879e3d'/>
<id>urn:sha1:006ea1b5822f9019bd722ffc6242bc0880879e3d</id>
<content type='text'>
Adds a format that is 3 10bit YUV 4:2:0 samples packed into
a 32bit word (with 2 spare bits).

Supported on Broadcom BCM2711 chips.

Signed-off-by: Dave Stevenson &lt;dave.stevenson@raspberrypi.com&gt;
Signed-off-by: Maxime Ripard &lt;maxime@cerno.tech&gt;
Acked-by: Thomas Zimmermann &lt;tzimmermann@suse.de&gt;
Link: https://lore.kernel.org/r/20211215091739.135042-2-maxime@cerno.tech
</content>
</entry>
<entry>
<title>drm: Add R10 and R12 FourCC</title>
<updated>2021-10-28T07:20:45Z</updated>
<author>
<name>Laurent Pinchart</name>
<email>laurent.pinchart@ideasonboard.com</email>
</author>
<published>2021-10-27T23:31:40Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=31fa8cbce4664946a1688898410fee41ad05364d'/>
<id>urn:sha1:31fa8cbce4664946a1688898410fee41ad05364d</id>
<content type='text'>
Add FourCCs for 10- and 12-bit red formats with padding to 16 bits.
They correspond to the V4L2 10- and 12-bit greyscale (V4L2_PIX_FMT_Y10
and V4L2_PIX_FMT_Y12) formats, as well as the Bayer formats with the
same bit depth (V4L2_PIX_FMT_SBGGR{10,12} and all other Bayer pattern
permutations).

These formats are not used by any kernel driver at this point, but need
to be exposed to applications by libcamera, which uses DRM FourCCs for
pixel formats.

Signed-off-by: Laurent Pinchart &lt;laurent.pinchart@ideasonboard.com&gt;
Signed-off-by: Dave Airlie &lt;airlied@redhat.com&gt;
Link: https://patchwork.freedesktop.org/patch/msgid/20211027233140.12268-1-laurent.pinchart@ideasonboard.com
</content>
</entry>
<entry>
<title>drm/fourcc: Add macros to determine the modifier vendor</title>
<updated>2021-08-16T10:17:56Z</updated>
<author>
<name>Thierry Reding</name>
<email>treding@nvidia.com</email>
</author>
<published>2021-06-10T11:12:34Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=32a4eb04d59ae8d5bb5baa5a8528e31094ae8e84'/>
<id>urn:sha1:32a4eb04d59ae8d5bb5baa5a8528e31094ae8e84</id>
<content type='text'>
When working with framebuffer modifiers, it can be useful to extract the
vendor identifier or check a modifier against a given vendor identifier.
Add one macro that extracts the vendor identifier and a helper to check
a modifier against a given vendor identifier.

Reviewed-by: Daniel Vetter &lt;daniel.vetter@ffwll.ch&gt;
Acked-by: Daniel Stone &lt;daniels@collabora.com&gt;
Signed-off-by: Thierry Reding &lt;treding@nvidia.com&gt;
Link: https://patchwork.freedesktop.org/patch/msgid/20210610111236.3814211-1-thierry.reding@gmail.com
</content>
</entry>
<entry>
<title>drm/fourcc: Add modifier definitions for Arm Fixed Rate Compression</title>
<updated>2021-07-23T15:10:22Z</updated>
<author>
<name>Normunds Rieksts</name>
<email>normunds.rieksts@arm.com</email>
</author>
<published>2021-07-01T17:07:09Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=90c7c70a0a909de87572b9ff81aa35acd49f6473'/>
<id>urn:sha1:90c7c70a0a909de87572b9ff81aa35acd49f6473</id>
<content type='text'>
Arm Fixed Rate Compression (AFRC) is a proprietary fixed rate image
compression protocol and format.
It is designed to provide guaranteed bandwidth and memory footprint
reductions in graphics and media use-cases.

This patch aims to add modifier definitions for describing
AFRC.

Signed-off-by: Normunds Rieksts &lt;normunds.rieksts@arm.com&gt;
Reviewed-by: Liviu Dudau &lt;liviu.dudau@arm.com&gt;
Signed-off-by: Liviu Dudau &lt;liviu.dudau@arm.com&gt;
Link: https://patchwork.freedesktop.org/patch/msgid/20210701170709.39922-1-normunds.rieksts@arm.com
</content>
</entry>
<entry>
<title>drm/fourcc: Add 16 bpc fixed point framebuffer formats.</title>
<updated>2021-05-27T19:00:47Z</updated>
<author>
<name>Mario Kleiner</name>
<email>mario.kleiner.de@gmail.com</email>
</author>
<published>2021-03-19T21:03:13Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=ff92ecf575a9293afcf189c69e84f68b6595b77a'/>
<id>urn:sha1:ff92ecf575a9293afcf189c69e84f68b6595b77a</id>
<content type='text'>
These are 16 bits per color channel unsigned normalized formats.
They are supported by at least AMD display hw, and suitable for
direct scanout of Vulkan swapchain images in the format
VK_FORMAT_R16G16B16A16_UNORM.

Reviewed-by: Ville Syrjälä &lt;ville.syrjala@linux.intel.com&gt;
Signed-off-by: Mario Kleiner &lt;mario.kleiner.de@gmail.com&gt;
Signed-off-by: Alex Deucher &lt;alexander.deucher@amd.com&gt;
</content>
</entry>
</feed>
