<feed xmlns='http://www.w3.org/2005/Atom'>
<title>linux-dev/sound/soc/sof/mediatek/Kconfig, branch linus/master</title>
<subtitle>Linux kernel development work - see feature branches</subtitle>
<id>https://git.zx2c4.com/linux-dev/atom/sound/soc/sof/mediatek/Kconfig?h=linus%2Fmaster</id>
<link rel='self' href='https://git.zx2c4.com/linux-dev/atom/sound/soc/sof/mediatek/Kconfig?h=linus%2Fmaster'/>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/'/>
<updated>2022-05-16T11:58:13Z</updated>
<entry>
<title>ASoC: SOF: mediatek: Add mt8186 ipc support</title>
<updated>2022-05-16T11:58:13Z</updated>
<author>
<name>Tinghan Shen</name>
<email>tinghan.shen@mediatek.com</email>
</author>
<published>2022-05-12T08:22:15Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=e0100bfd383c7d994d2e957e85ca56a5fe5a3f43'/>
<id>urn:sha1:e0100bfd383c7d994d2e957e85ca56a5fe5a3f43</id>
<content type='text'>
mt8186 DSP uses two hardware mailbox IP to communicate with AP.
One mailbox is used for requests coming from AP, and the other
one is for requests from DSP.

Signed-off-by: Allen-KH Cheng &lt;Allen-KH.Cheng@mediatek.com&gt;
Signed-off-by: Tinghan Shen &lt;tinghan.shen@mediatek.com&gt;
Link: https://lore.kernel.org/r/20220512082215.3018-4-tinghan.shen@mediatek.com
Signed-off-by: Mark Brown &lt;broonie@kernel.org&gt;
</content>
</entry>
<entry>
<title>ASoC: SOF: mediatek: Add ipc support for mt8195</title>
<updated>2022-05-16T11:58:12Z</updated>
<author>
<name>Allen-KH Cheng</name>
<email>Allen-KH.Cheng@mediatek.com</email>
</author>
<published>2022-05-12T08:22:14Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=aea9350108ed1627f8610c93de44578162b3ee91'/>
<id>urn:sha1:aea9350108ed1627f8610c93de44578162b3ee91</id>
<content type='text'>
This patch adds mt8195 IPC support by using mailbox.

On mt8195 resource, there are two mboxes used to handle ipc request
and reply. We create a mtk-adsp-ipc client device to request mbox
controllers.

Signed-off-by: Allen-KH Cheng &lt;Allen-KH.Cheng@mediatek.com&gt;
Reported-by: kernel test robot &lt;lkp@intel.com&gt;
Link: https://lore.kernel.org/r/20220512082215.3018-3-tinghan.shen@mediatek.com
Signed-off-by: Mark Brown &lt;broonie@kernel.org&gt;
</content>
</entry>
<entry>
<title>ASoC: SOF: mediatek: Add mt8186 hardware support</title>
<updated>2022-04-25T13:04:43Z</updated>
<author>
<name>Tinghan Shen</name>
<email>tinghan.shen@mediatek.com</email>
</author>
<published>2022-04-22T05:56:56Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=1f0214a86de87011ecb96f22545dd6e5c7324cd7'/>
<id>urn:sha1:1f0214a86de87011ecb96f22545dd6e5c7324cd7</id>
<content type='text'>
Add support of SOF on Mediatek mt8186 SoC.
MT8186 has 2 Cortex A76 cores paired with 6 Cortex A55 cores.
It also has Cadence HiFi-5 DSP single core. The IPC communication
between AP and DSP is based on shared DRAM and mailbox interrupt.

Signed-off-by: Allen-KH Cheng &lt;allen-kh.cheng@mediatek.com&gt;
Signed-off-by: Tinghan Shen &lt;tinghan.shen@mediatek.com&gt;
Reviewed-by: Ranjani Sridharan &lt;ranjani.sridharan@linux.intel.com&gt;
Reviewed-by: Yaochun Hung &lt;yc.hung@mediatek.com&gt;
Reviewed-by: Pierre-Louis Bossart &lt;pierre-louis.bossart@linux.intel.com&gt;
Link: https://lore.kernel.org/r/20220422055659.8738-2-tinghan.shen@mediatek.com
Signed-off-by: Mark Brown &lt;broonie@kernel.org&gt;
</content>
</entry>
<entry>
<title>ASoC: SOF: mediatek: Add mt8195 hardware support</title>
<updated>2021-11-18T13:57:35Z</updated>
<author>
<name>YC Hung</name>
<email>yc.hung@mediatek.com</email>
</author>
<published>2021-11-18T10:07:42Z</published>
<link rel='alternate' type='text/html' href='https://git.zx2c4.com/linux-dev/commit/?id=32d7e03d26fd93187c87ed0fbf59ec7023a61404'/>
<id>urn:sha1:32d7e03d26fd93187c87ed0fbf59ec7023a61404</id>
<content type='text'>
This patch initialize to support SOF on Mediatek mt8195 platform.
MT8195 has four Cortex A78 cores paired with four Cortex A55 cores.
It also has Cadence HiFi-4 DSP single core. There are shared DRAM and
mailbox interrupt between AP and DSP to use for IPC communication.

Signed-off-by: YC Hung &lt;yc.hung@mediatek.com&gt;
Reviewed-by: Péter Ujfalusi &lt;peter.ujfalusi@linux.intel.com&gt;
Reviewed-by: Pierre-Louis Bossart &lt;pierre-louis.bossart@linux.intel.com&gt;
Reviewed-by: Ranjani Sridharan &lt;ranjani.sridharan@linux.intel.com&gt;
Reviewed-by: Kai Vehmanen &lt;kai.vehmanen@linux.intel.com&gt;
Reviewed-by: Guennadi Liakhovetski &lt;guennadi.liakhovetski@linux.intel.com&gt;
Reviewed-by: Daniel Baluta &lt;daniel.baluta@nxp.com&gt;
Signed-off-by: Daniel Baluta &lt;daniel.baluta@nxp.com&gt;
Link: https://lore.kernel.org/r/20211118100749.54628-2-daniel.baluta@oss.nxp.com
Signed-off-by: Mark Brown &lt;broonie@kernel.org&gt;
</content>
</entry>
</feed>
