aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/phy/st-spear-miphy.txt
diff options
context:
space:
mode:
authorPratyush Anand <pratyush.anand@st.com>2014-04-14 15:27:36 +0530
committerViresh Kumar <viresh.kumar@linaro.org>2014-07-14 11:04:41 +0530
commit64562e99477fc58a11e7f351f959c956586906e1 (patch)
treecf8c7e691eb0b8dd484bd54caec40168e85bf382 /Documentation/devicetree/bindings/phy/st-spear-miphy.txt
parentPCI: spear: Add PCIe driver for ST Microelectronics SPEAr13xx (diff)
downloadlinux-dev-64562e99477fc58a11e7f351f959c956586906e1.tar.xz
linux-dev-64562e99477fc58a11e7f351f959c956586906e1.zip
phy: Add drivers for PCIe and SATA phy on SPEAr13xx
ARM based ST Microelectronics's SPEAr1310/40 platforms uses ST's phy (known as 'miphy') for PCIe and SATA. This patch adds drivers for these miphys. This also adds proper bindings for miphys. Acked-by: Arnd Bergmann <arnd@arndb.de> Signed-off-by: Pratyush Anand <pratyush.anand@st.com> Tested-by: Mohit Kumar <mohit.kumar@st.com> Cc: Kishon Vijay Abraham I <kishon@ti.com> [viresh: fixed logs/cclist/checkpatch warnings, broken into smaller patches] Signed-off-by: Viresh Kumar <viresh.kumar@linaro.org>
Diffstat (limited to 'Documentation/devicetree/bindings/phy/st-spear-miphy.txt')
-rw-r--r--Documentation/devicetree/bindings/phy/st-spear-miphy.txt15
1 files changed, 15 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/phy/st-spear-miphy.txt b/Documentation/devicetree/bindings/phy/st-spear-miphy.txt
new file mode 100644
index 000000000000..2a6bfdcc09b3
--- /dev/null
+++ b/Documentation/devicetree/bindings/phy/st-spear-miphy.txt
@@ -0,0 +1,15 @@
+ST SPEAr miphy DT details
+=========================
+
+ST Microelectronics SPEAr miphy is a phy controller supporting PCIe and SATA.
+
+Required properties:
+- compatible : should be "st,spear1310-miphy" or "st,spear1340-miphy"
+- reg : offset and length of the PHY register set.
+- misc: phandle for the syscon node to access misc registers
+- #phy-cells : from the generic PHY bindings, must be 1.
+ - cell[1]: 0 if phy used for SATA, 1 for PCIe.
+
+Optional properties:
+- phy-id: Instance id of the phy. Only required when there are multiple phys
+ present on a implementation.