diff options
| author |   Icenowy Zheng <icenowy@aosc.io> | 2017-06-17 22:07:36 +0800 |
|---|---|---|
| committer |   David S. Miller <davem@davemloft.net> | 2017-06-20 13:23:05 -0400 |
| commit | 1450ba8a61a96a7f7f9742e149ea6aaf90817e20 (patch) | |
| tree | 22cfb74469c9cd74cb46223a521210d7c369e854 /Documentation/men-chameleon-bus.txt | |
| parent | dt-bindings: syscon: Add DT bindings documentation for Allwinner V3s syscon (diff) | |
| download | linux-dev-1450ba8a61a96a7f7f9742e149ea6aaf90817e20.tar.xz linux-dev-1450ba8a61a96a7f7f9742e149ea6aaf90817e20.zip | |
net-next: stmmac: dwmac-sun8i: force EPHY clock freq to 24MHz
The EPHY control part of the EMAC syscon register has a bit called
CLK_SEL. On the datasheet it says that if it's 0 the EPHY clock is 25MHz
and if it's 1 the clock is 24MHz.
However, according to the datasheets, no Allwinner SoC with EPHY has any
extra xtal input pins for the EPHY, and the system xtal is 24MHz.
That means the EPHY is not possible to get a 25MHz xtal input, and thus
the frequency can only be 24MHz.
It doesn't matter on H3 as the default value of H3 is 24MHz, however on
V3s the default value is wrongly set to 25MHz, which prevented the EPHY
from working properly.
Force the EPHY clock frequency to 24MHz.
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to '')
0 files changed, 0 insertions, 0 deletions