aboutsummaryrefslogtreecommitdiffstats
path: root/arch/xtensa/boot
diff options
context:
space:
mode:
authorMax Filippov <jcmvbkbc@gmail.com>2015-08-25 09:04:12 +0300
committerChris Zankel <chris@zankel.net>2016-03-11 08:53:31 +0000
commitd99434e1760b94e08512821b5a05992398c1aa9e (patch)
treee2f871abcee6bf67825251a124fb8da5a813fd31 /arch/xtensa/boot
parentxtensa: xtfpga: fix serial port register width and endianness (diff)
downloadlinux-dev-d99434e1760b94e08512821b5a05992398c1aa9e.tar.xz
linux-dev-d99434e1760b94e08512821b5a05992398c1aa9e.zip
xtensa: xtfpga: fix ethernet controller endianness
Ethernet controller is attached to XTFPGA boards as native endian device, mark it as such in DTS and pass correct endianness in platform data. This makes network functional on big-endian CPUs. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Diffstat (limited to 'arch/xtensa/boot')
-rw-r--r--arch/xtensa/boot/dts/xtfpga.dtsi1
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/xtensa/boot/dts/xtfpga.dtsi b/arch/xtensa/boot/dts/xtfpga.dtsi
index be3fd769677a..de133badcdc9 100644
--- a/arch/xtensa/boot/dts/xtfpga.dtsi
+++ b/arch/xtensa/boot/dts/xtfpga.dtsi
@@ -69,6 +69,7 @@
enet0: ethoc@0d030000 {
compatible = "opencores,ethoc";
reg = <0x0d030000 0x4000 0x0d800000 0x4000>;
+ native-endian;
interrupts = <1 1>; /* external irq 1 */
local-mac-address = [00 50 c2 13 6f 00];
clocks = <&osc>;