aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_cdclk.c
diff options
context:
space:
mode:
authorLucas De Marchi <lucas.demarchi@intel.com>2019-06-10 14:48:19 -0700
committerLucas De Marchi <lucas.demarchi@intel.com>2019-06-11 12:41:38 -0700
commit4f338ac0b2fa59ef0c10cb828a82922e1c39aa64 (patch)
tree90726db9d2abff0cd9fe54b566f632ed86d86014 /drivers/gpu/drm/i915/intel_cdclk.c
parentdrm/i915: Make GuC GGTT reservation work on ggtt (diff)
downloadlinux-dev-4f338ac0b2fa59ef0c10cb828a82922e1c39aa64.tar.xz
linux-dev-4f338ac0b2fa59ef0c10cb828a82922e1c39aa64.zip
drm/i915/icl: use ranges for voltage level lookup
Spec shows voltage level 0 as 307.2, 312, or lower and suggests to use range checks. Prepare for having other frequencies in these ranges by not comparing the exact frequency. v2: invert checks by comparing biggest cdclk first (suggested by Ville) Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com> Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20190610214819.9703-1-lucas.demarchi@intel.com
Diffstat (limited to '')
-rw-r--r--drivers/gpu/drm/i915/intel_cdclk.c19
1 files changed, 5 insertions, 14 deletions
diff --git a/drivers/gpu/drm/i915/intel_cdclk.c b/drivers/gpu/drm/i915/intel_cdclk.c
index 6988c6cbc362..465a72d185ad 100644
--- a/drivers/gpu/drm/i915/intel_cdclk.c
+++ b/drivers/gpu/drm/i915/intel_cdclk.c
@@ -1865,21 +1865,12 @@ static void icl_set_cdclk(struct drm_i915_private *dev_priv,
static u8 icl_calc_voltage_level(int cdclk)
{
- switch (cdclk) {
- case 50000:
- case 307200:
- case 312000:
- return 0;
- case 556800:
- case 552000:
- return 1;
- default:
- MISSING_CASE(cdclk);
- /* fall through */
- case 652800:
- case 648000:
+ if (cdclk > 556800)
return 2;
- }
+ else if (cdclk > 312000)
+ return 1;
+ else
+ return 0;
}
static void icl_get_cdclk(struct drm_i915_private *dev_priv,