diff options
| author |   Jeff McGee <jeff.mcgee@intel.com> | 2015-02-13 10:27:55 -0600 |
|---|---|---|
| committer |   Daniel Vetter <daniel.vetter@ffwll.ch> | 2015-02-23 23:57:08 +0100 |
| commit | 7f992aba1eb5a8b57d6e9c9b22cd90ba7aec0e26 (patch) | |
| tree | d7f7a3fe954192947324b0384a120194003570ce /drivers/gpu/drm/i915/intel_lrc.c | |
| parent | drm/i915/skl: Determine SKL slice/subslice/EU info (diff) | |
| download | linux-dev-7f992aba1eb5a8b57d6e9c9b22cd90ba7aec0e26.tar.xz linux-dev-7f992aba1eb5a8b57d6e9c9b22cd90ba7aec0e26.zip | |
drm/i915/skl: Add SKL HW status to SSEU status
Add a new section to the 'i915_sseu_status' debugfs entry to
report the currently enabled counts of slice, subslice, and
execution units on the device. The count of enabled subslice
per slice represents the most enabled subslice on any one
slice for devices where imbalances may exist. Similarly, the
count of enabled EU per subslice represents the most enabled
EU on any one subslice.
Collect this device status for Skylake by reading the Gen9
power gate control ack message registers. Power gate control
operates on EU in pairs, therefore our reported counts of
enabled EU can be overestimated by one for each pair in which
one EU is fused-off.
Signed-off-by: Jeff McGee <jeff.mcgee@intel.com>
Reviewed-by: Damien Lespiau <damien.lespiau@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to '')
0 files changed, 0 insertions, 0 deletions