diff options
| author |   Alexander Duyck <alexander.h.duyck@intel.com> | 2017-12-29 08:51:25 -0500 |
|---|---|---|
| committer |   Jeff Kirsher <jeffrey.t.kirsher@intel.com> | 2018-02-12 11:43:50 -0800 |
| commit | 556fdfd6e6ffcab9d03c942df06a5591c84ca637 (patch) | |
| tree | adeb1f75a5ceb33ae62d6936f3aab1cb223af5ac /drivers/net/ethernet/intel/i40e/i40e_txrx.h | |
| parent | i40evf: Correctly populate rxitr_idx and txitr_idx (diff) | |
| download | linux-dev-556fdfd6e6ffcab9d03c942df06a5591c84ca637.tar.xz linux-dev-556fdfd6e6ffcab9d03c942df06a5591c84ca637.zip | |
i40e/i40evf: Split container ITR into current_itr and target_itr
This patch is mostly prep-work for replacing the current approach to
programming the dynamic aka adaptive ITR. Specifically here what we are
doing is splitting the Tx and Rx ITR each into two separate values.
The first value current_itr represents the current value of the register.
The second value target_itr represents the desired value of the register.
The general plan by doing this is to allow for deferring the update of the
ITR value under certain circumstances. For now we will work with what we
have, but in the future I hope to change the behavior so that we always
only update one ITR at a time using some simple logic to determine which
ITR requires an update.
Signed-off-by: Alexander Duyck <alexander.h.duyck@intel.com>
Tested-by: Andrew Bowers <andrewx.bowers@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
Diffstat (limited to 'drivers/net/ethernet/intel/i40e/i40e_txrx.h')
| -rw-r--r-- | drivers/net/ethernet/intel/i40e/i40e_txrx.h | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/drivers/net/ethernet/intel/i40e/i40e_txrx.h b/drivers/net/ethernet/intel/i40e/i40e_txrx.h index 0f8751c2e595..8ad8ffc63579 100644 --- a/drivers/net/ethernet/intel/i40e/i40e_txrx.h +++ b/drivers/net/ethernet/intel/i40e/i40e_txrx.h @@ -477,7 +477,8 @@ struct i40e_ring_container { unsigned long last_itr_update; /* jiffies of last ITR update */ u16 count; enum i40e_latency_range latency_range; - u16 itr; + u16 target_itr; /* target ITR setting for ring(s) */ + u16 current_itr; /* current ITR setting for ring(s) */ }; /* iterator for handling rings in ring container */ |