diff options
| author |   Andy Shevchenko <andriy.shevchenko@linux.intel.com> | 2019-10-14 12:51:04 +0300 |
|---|---|---|
| committer |   Mika Westerberg <mika.westerberg@linux.intel.com> | 2019-10-21 15:41:19 +0300 |
| commit | 29c2c6aa32405dfee4a29911a51ba133edcedb0f (patch) | |
| tree | 5cff6bbddd0a60609cfcb3e69ecb6b069a7cb940 /drivers/pinctrl/intel/pinctrl-cherryview.c | |
| parent | pinctrl: cherryview: restore Strago DMI workaround for all versions (diff) | |
| download | linux-dev-29c2c6aa32405dfee4a29911a51ba133edcedb0f.tar.xz linux-dev-29c2c6aa32405dfee4a29911a51ba133edcedb0f.zip | |
pinctrl: intel: Avoid potential glitches if pin is in GPIO mode
When consumer requests a pin, in order to be on the safest side,
we switch it first to GPIO mode followed by immediate transition
to the input state. Due to posted writes it's luckily to be a single
I/O transaction.
However, if firmware or boot loader already configures the pin
to the GPIO mode, user expects no glitches for the requested pin.
We may check if the pin is pre-configured and leave it as is
till the actual consumer toggles its state to avoid glitches.
Fixes: 7981c0015af2 ("pinctrl: intel: Add Intel Sunrisepoint pin controller and GPIO support")
Depends-on: f5a26acf0162 ("pinctrl: intel: Initialize GPIO properly when used through irqchip")
Cc: stable@vger.kernel.org
Cc: fei.yang@intel.com
Reported-by: Oliver Barta <oliver.barta@aptiv.com>
Reported-by: Malin Jonsson <malin.jonsson@ericsson.com>
Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
Signed-off-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Diffstat (limited to '')
0 files changed, 0 insertions, 0 deletions