aboutsummaryrefslogtreecommitdiffstats
path: root/tools/testing/selftests/powerpc/reg.h
diff options
context:
space:
mode:
authorJack Miller <jack@codezen.org>2016-06-09 12:31:09 +1000
committerMichael Ellerman <mpe@ellerman.id.au>2016-06-21 15:30:50 +1000
commitbd3ea317fddfd0f2044f94bed294b90c4bc8e69e (patch)
tree051da254ea09ce51759123472fbcc52002c0ad53 /tools/testing/selftests/powerpc/reg.h
parentpowerpc: Improve FSCR init and context switching (diff)
downloadlinux-dev-bd3ea317fddfd0f2044f94bed294b90c4bc8e69e.tar.xz
linux-dev-bd3ea317fddfd0f2044f94bed294b90c4bc8e69e.zip
powerpc: Load Monitor Register Support
This enables new registers, LMRR and LMSER, that can trigger an EBB in userspace code when a monitored load (via the new ldmx instruction) loads memory from a monitored space. This facility is controlled by a new FSCR bit, LM. This patch disables the FSCR LM control bit on task init and enables that bit when a load monitor facility unavailable exception is taken for using it. On context switch, this bit is then used to determine whether the two relevant registers are saved and restored. This is done lazily for performance reasons. Signed-off-by: Jack Miller <jack@codezen.org> Signed-off-by: Michael Neuling <mikey@neuling.org> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Diffstat (limited to '')
0 files changed, 0 insertions, 0 deletions