aboutsummaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2020-01-07net/mlx5: DR, Pass table flags at creation to lower layerErez Shitrit4-4/+10
2020-01-07net/mlx5: DR, Create multi-destination table for SW-steering useErez Shitrit2-0/+75
2020-01-07net/mlx5: DR, Create FTE entry in the FW from SW-steeringErez Shitrit2-0/+242
2020-01-07net/mlx5: DR, Use attributes struct for FW flow table creationAlex Vesker4-35/+50
2020-01-07net/mlx5: Use async EQ setup cleanup helpers for multiple EQsParav Pandit1-65/+49
2020-01-07net/mlx5: Reduce No CQ found log level from warn to debugParav Pandit1-1/+2
2020-01-07net/mlx5: Increase the max number of channels to 128Fan Li3-10/+12
2020-01-07net/mlx5e: Support accept action on nic tableTonghao Zhang1-0/+4
2020-01-07mlx5: work around high stack usage with gccArnd Bergmann1-0/+3
2020-01-07net/mlx5: limit the function in local scopeZhu Yanjun2-4/+2
2020-01-06Merge branch '1GbE' of git://git.kernel.org/pub/scm/linux/kernel/git/jkirsher/next-queueDavid S. Miller7-1/+976
2020-01-06Merge branch 'Unique-mv88e6xxx-IRQ-names'David S. Miller5-6/+31
2020-01-06net: dsa: mv88e6xxx: Unique ATU and VTU IRQ namesAndrew Lunn3-2/+10
2020-01-06net: dsa: mv88e6xxx: Unique g2 IRQ nameAndrew Lunn2-1/+5
2020-01-06net: dsa: mv88e6xxx: Unique watchdog IRQ nameAndrew Lunn2-1/+5
2020-01-06net: dsa: mv88e6xxx: Unique SERDES interrupt namesAndrew Lunn2-1/+6
2020-01-06net: dsa: mv88e6xxx: Unique IRQ nameAndrew Lunn2-1/+5
2020-01-06igc: Use Start of Packet signal from PHY for timestampingVinicius Costa Gomes2-1/+6
2020-01-06igc: Add support for ethtool GET_TS_INFO commandVinicius Costa Gomes1-0/+34
2020-01-06igc: Add support for TX timestampingVinicius Costa Gomes4-0/+158
2020-01-06igc: Add support for RX timestampingVinicius Costa Gomes5-0/+340
2020-01-06Merge branch 'ethtool-allow-nesting-of-begin-and-complete-callbacks'David S. Miller4-33/+32
2020-01-06epic100: allow nesting of ethtool_ops begin() and complete()Michal Kubecek1-2/+5
2020-01-06via-velocity: allow nesting of ethtool_ops begin() and complete()Michal Kubecek2-4/+11
2020-01-06wil6210: get rid of begin() and complete() ethtool_opsMichal Kubecek1-27/+16
2020-01-06fcnal-test: Fix vrf argument in local tcp testsDavid Ahern1-4/+4
2020-01-06gtp: simplify error handling code in 'gtp_encap_enable()'Christophe JAILLET1-6/+3
2020-01-06Merge branch 'mlxsw-Disable-checks-in-hardware-pipeline'David S. Miller3-1/+200
2020-01-06selftests: forwarding: router: Add test case for destination IP link-localAmit Cohen1-0/+25
2020-01-06mlxsw: spectrum: Disable DIP_LINK_LOCAL check in hardware pipelineAmit Cohen2-0/+3
2020-01-06selftests: forwarding: router: Add test case for source IP equals destination IPAmit Cohen1-0/+44
2020-01-06mlxsw: spectrum: Disable SIP_DIP check in hardware pipelineAmit Cohen2-0/+3
2020-01-06selftests: forwarding: router: Add test case for multicast destination MAC mismatchAmit Cohen1-0/+82
2020-01-06mlxsw: spectrum: Disable MC_DMAC check in hardware pipelineAmit Cohen2-0/+3
2020-01-06selftests: forwarding: router: Add test case for source IP in class EAmit Cohen1-1/+37
2020-01-06mlxsw: spectrum: Disable SIP_CLASS_E check in hardware pipelineAmit Cohen2-0/+3
2020-01-06igc: Add basic skeleton for PTPVinicius Costa Gomes6-1/+439
2020-01-06Merge branch 'hns3-next'David S. Miller11-67/+259
2020-01-06net: hns3: modify an unsuitable reset level for hardware errorHuazhong Tan1-2/+2
2020-01-06net: hns3: replace an unsuitable variable type in hclge_inform_reset_assert_to_vf()Huazhong Tan2-1/+4
2020-01-06net: hns3: add protection when get SFP speed as 0Guojia Liao1-0/+6
2020-01-06net: hns3: modify the IRQ name of misc vectorsYonglong Liu5-4/+10
2020-01-06net: hns3: modify an unsuitable log in hclge_map_ring_to_vector()Yonglong Liu1-1/+1
2020-01-06net: hns3: modify the IRQ name of TQP vectorYonglong Liu1-9/+12
2020-01-06net: hns3: re-organize vector handleYonglong Liu1-48/+52
2020-01-06net: hns3: add trace event support for HNS3 driverYunsheng Lin4-2/+172
2020-01-05Merge branch 'Convert-Felix-DSA-switch-to-PHYLINK'David S. Miller27-130/+1036
2020-01-05net: dsa: felix: Add PCS operations for PHYLINKVladimir Oltean4-17/+767
2020-01-05net: mscc: ocelot: export ANA, DEV and QSYS registers to include/soc/msccVladimir Oltean4-3/+3
2020-01-05net: mscc: ocelot: make phy_mode a member of the common struct ocelot_portVladimir Oltean4-6/+8
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.