aboutsummaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2020-07-01drm/amd/amdgpu: disable gfxoff to retrieve gfxclkLikun Gao1-11/+60
2020-07-01drm/amd/powerplay: support mclk socclk limit value set for sienna_cichlid.Likun Gao1-0/+4
2020-07-01drm/amdgpu/sriov : Add sriov detection for sienna_cichlidshaoyunl1-0/+1
2020-07-01drm/amdgpu: only use one gfx pipe for Sienna_CichlidLikun Gao1-2/+2
2020-07-01drm/amd/powerplay: drop jpeg instance1 dpm setupLikun Gao1-6/+0
2020-07-01drm/amdgpu: disable runtime pm for sienna_cichlid temporarilyLikun Gao1-0/+1
2020-07-01drm/amd/powerplay: enable fw ctfKenneth Feng1-0/+1
2020-07-01drm/amdgpu: skip GPU scheduler setup for KIQ and MES ringLikun Gao1-1/+1
2020-07-01drm/amd/powerplay: enable VDDCI and MVDD for sienna_cichlidLikun Gao1-1/+3
2020-07-01drm/amd/powerplay: append pptable for sienna_cichlid (v2)Likun Gao1-0/+101
2020-07-01drm/amd/powerplay: and smc dpm info struct for sienna_cichlidLikun Gao1-0/+123
2020-07-01drm/amdgpu/sriov : Use kiq to do tlb invalidation for gfx10 on sriovshaoyunl2-0/+21
2020-07-01drm/amd/powerplay: enable ULCK DS for sienna_cichlidLikun Gao1-0/+1
2020-07-01drm/amdgpu/vcn3.0: schedule instance 0 for decode and 1 for encodeAlex Deucher1-0/+4
2020-07-01drm/amdgpu/mes10.1: add no scheduler flag for mesAlex Deucher1-0/+1
2020-07-01drm/amdgpu: enable DPG mode for VCN3.0Boyuan Zhang2-2/+6
2020-07-01drm/amdgpu: add workaround for issue in DPG for VCN3.0Boyuan Zhang1-0/+4
2020-07-01drm/amdgpu: rename macro for VCN2.0 2.5 and 3.0Boyuan Zhang4-137/+137
2020-07-01drm/amdgpu: rename macro for VCN1.0Boyuan Zhang2-50/+50
2020-07-01drm/amdgpu: add internal reg offset translation for VCN inst 1Boyuan Zhang1-1/+13
2020-07-01drm/amdgpu: set indirect sram mode for VCN3.0Boyuan Zhang1-0/+3
2020-07-01drm/amdgpu: add pause DPG mode for VCN3.0Boyuan Zhang1-0/+66
2020-07-01drm/amdgpu: add stop DPG mode for VCN3.0Boyuan Zhang1-0/+34
2020-07-01drm/amdgpu: add start DPG mode for VCN3.0Boyuan Zhang1-0/+141
2020-07-01drm/amdgpu: add mc resume DPG mode for VCN3.0Boyuan Zhang1-0/+89
2020-07-01drm/amdgpu: add clock gating DPG mode for VCN3.0Boyuan Zhang1-0/+48
2020-07-01drm/am/powerplay: enable OUT OF BAND MONITER for sienna_cichlidLikun Gao1-1/+2
2020-07-01drm/amd/powerplay: enable RSMU SMN PG for sienna_cichlidLikun Gao1-0/+1
2020-07-01drm/amdgpu: update golden setting for sienna_cichlidLikun Gao1-1/+1
2020-07-01drm/amd/powerplay: bundle GPO with gfx DPMKenneth Feng1-1/+3
2020-07-01drm/amd/powerplay: enable GPOKenneth Feng2-0/+2
2020-07-01drm/amd/powerplay: enable mmhub pgKenneth Feng2-1/+5
2020-07-01drm/amd/powerplay: enable athub pgKenneth Feng2-1/+5
2020-07-01drm/amdgpu: skip VM inv eng assignment for mes ringLe Ma1-0/+3
2020-07-01drm/amdgpu/mes: allocate memory slots for hw resource settingLe Ma1-0/+36
2020-07-01drm/amdgpu/mes: add status fence memory definitionsLe Ma2-0/+5
2020-07-01drm/amdgpu/mes: update mes fw apiLe Ma1-288/+326
2020-07-01drm/amd/powerplay: add function to get power limit for sienna_cichlidLikun Gao1-0/+7
2020-07-01drm/amd/powerplay: enable APCC DFLL for sienna_cichlidLikun Gao1-0/+2
2020-07-01drm/amd/powerplay: enable BACO for sienna_cichlidLikun Gao1-0/+2
2020-07-01drm/amdgpu: Sienna_Cichlid don't enable SMU for SRIOVshaoyunl1-1/+1
2020-07-01drm/amd/powerplay: enable MM DPM PG for sienna_cichlid (v2)Likun Gao2-4/+48
2020-07-01drm/amdgpu: fix typo for vcn3/jpeg3 idle checkJames Zhu2-2/+2
2020-07-01drm/amd/powerplay: enable FCLK DS for sienna_cichlidLikun Gao1-0/+1
2020-07-01drm/amd/powerplay: enable VR0HOT for sienna_cichlidLikun Gao1-0/+1
2020-07-01drm/amdkfd: sienna_cichlid virtual function supportshaoyunl1-1/+1
2020-07-01drm/amdkfd: Support debugger in Navi1x trap handlerJay Cornwall2-720/+789
2020-07-01drm/amdkfd: Support newer assemblers in gfx10 trap handlerJay Cornwall2-334/+341
2020-07-01drm/amdkfd: Add Sienna_Cichlid trap handler supportJay Cornwall3-271/+731
2020-07-01drm/amdkfd: Support Sienna_Cichlid KFD v4Yong Zhao8-6/+867
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.