aboutsummaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2018-09-27drm/panel: add panel CDTech S070WV95-CT16 to panel-simpleGiulio Benetti1-0/+27
2018-09-27dt-bindings: Add vendor prefix for CDTech(H.K.) Electronics LimitedGiulio Benetti1-0/+1
2018-09-27drm/panel: seiko-43wvf1g: Add missing ">" character in author's emailFabio Estevam1-1/+1
2018-09-27drm/panel: seiko-43wvf1g: Switch to SPDX identifierFabio Estevam1-4/+1
2018-09-27drm/panel: simple: fix BOE/HV070WSA-100 timingsAndrzej Hajda1-7/+7
2018-09-27drm: panel-orientation-quirks: Add quirk for GPD win2Hans de Goede1-0/+16
2018-09-27drm/imx: fix build failure without CONFIG_DRM_FBDEV_EMULATIONArnd Bergmann1-2/+0
2018-09-27clocksource/drivers/timer-atmel-pit: Properly handle error casesAlexandre Belloni1-6/+14
2018-09-27drm/rockchip: vop: add rk3188 hs_start interrupt as dsp_hold equivalentHeiko Stuebner1-1/+5
2018-09-27drm/atmel-hlcdc: Replace drm_dev_unref with drm_dev_putThomas Zimmermann1-4/+4
2018-09-27dt-bindings: display: sun4i-drm: Add R40 mixer compatiblesJernej Skrabec1-0/+2
2018-09-27Revert "drm/sun4i: Remove R40 display pipeline compatibles"Chen-Yu Tsai3-0/+26
2018-09-27Merge drm/drm-next into drm-misc-nextSean Paul1436-20402/+99370
2018-09-26drm/amdgpu/vcn: whitespace cleanupAlex Deucher1-18/+18
2018-09-26drm/amdgpu/soc15: fix warnings in register macroAlex Deucher1-1/+1
2018-09-26drm/amdgpu:Enable DPG mode on PCOJames Zhu1-1/+2
2018-09-26drm/amdgpu:Add DPG pause mode supportJames Zhu1-2/+159
2018-09-26drm/amdgpu:Add DPG pause stateJames Zhu1-0/+11
2018-09-26drm/amdgpu:Add DPG mode support for vcn 1.0James Zhu1-6/+313
2018-09-26drm/amdgpu:Add DPG mode read/write macroJames Zhu1-0/+20
2018-09-26drm/amdgpu:Add DPG support flagJames Zhu1-0/+1
2018-09-26drm/amdgpu:Add new register offset/mask to support VCN DPG modeJames Zhu2-0/+33
2018-09-26drm/amdgpu:Use register UVD_SCRATCH9 for VCN ring/ib testJames Zhu1-8/+8
2018-09-26drm/amdgpu: move more defines into amdgpu_irq.hChristian König35-95/+94
2018-09-26drm/amdgpu: move more interrupt processing into amdgpu_irq.cChristian König3-21/+38
2018-09-26drm/amdgpu: Move fence SW fallback warning v3Andrey Grodzovsky2-5/+9
2018-09-26drm/amdgpu: cleanup amdgpu_ih.cChristian König9-101/+83
2018-09-26drm/amdgpu: make function pointers mandatoryChristian König20-90/+55
2018-09-26drm/amdgpu: drop extra newline in amdgpu_iv traceChristian König1-1/+1
2018-09-26drm/amdgpu: fix the page fault of raven2Huang Rui2-2/+4
2018-09-26drm/amd/pp: Disable dpm features on smu7/8 when suspendRex Zhu2-18/+32
2018-09-26drm/amdgpu: Remove redundant code in gfx_v8_0.cRex Zhu1-20/+0
2018-09-26drm/amdgpu: Halt rlc/cp in rlc_safe_modeRex Zhu1-27/+59
2018-09-26drm/amdgpu: Refine function nameRex Zhu4-11/+11
2018-09-26drm/amdgpu: Deactivate SW interrupt fallback in amdgpu_fence_process v2Andrey Grodzovsky1-2/+3
2018-09-26drm/amdkfd: Vega20 bring up on amdkfd sideShaoyun Liu8-0/+29
2018-09-26drm/amdgpu: Add vega20 support on kfd probeShaoyun Liu1-0/+1
2018-09-26drm/amd: Interface change to support 64 bit page_table_baseShaoyun Liu9-23/+28
2018-09-26drm/amdkfd: Make the number of SDMA queues variableShaoyun Liu4-4/+17
2018-09-26drm/amdgpu/sriov: Correct the setting about sdma doorbell offset of Vega10Emily Deng3-11/+37
2018-09-26drm/amdgpu: Doorbell assignment for 8 sdma user queue per engineShaoyun Liu3-25/+33
2018-09-26drm/amdgpu: remove unnecessary forward declarationFelix Kuehling1-2/+0
2018-09-26drm/amdkfd: Add wavefront context save state retrieval ioctlJay Cornwall9-1/+159
2018-09-26drm/amdkfd: Report SDMA firmware version in the topologyFelix Kuehling3-3/+11
2018-09-26drm/amdgpu: Enable BAD_OPCODE intr for gfx8Harish Kasiviswanathan1-1/+2
2018-09-26drm/amdkfd: KFD doesn't support TONGA SRIOVEmily Deng1-16/+0
2018-09-26drm/amdkfd: reflect atomic support in IO link propertiesEric Huang3-12/+39
2018-09-26drm/amdgpu: Add warning message for INT SW fallback.Andrey Grodzovsky1-0/+1
2018-09-26Revert "drm/amdgpu: remove fence fallback"Andrey Grodzovsky3-0/+58
2018-09-26drm/amdgpu:No action when VCN PG state is unchangedJames Zhu2-2/+11
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.