aboutsummaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2017-05-24drm/amdgpu:new PM4 entry for VI/AIMonk Liu2-0/+13
2017-05-24drm/amdgpu:change SR-IOV DMAframe schemeMonk Liu2-8/+11
2017-05-24drm/amdgpu:unify gfx8/9 ce/de meta_dataMonk Liu1-11/+12
2017-05-24drm/amdgpu:cleanup indent/format for gfx_v9_0.cMonk Liu1-18/+18
2017-05-24drm/amdgpu: clean doorbell after sending init table to mmschFrank Min2-0/+2
2017-05-24drm/amdgpu/virt: change AI ack-irq message to debug levelXiangliang Yu1-1/+1
2017-05-24drm/amdgpu/psp: Do not load asd for SRIOVXiangliang Yu1-0/+7
2017-05-24drm/amdgpu: Bypass GMC/UVD/VCE hw_fini in SR-IOVTrigger Huang3-3/+21
2017-05-24drm/amdgpu:re-write sriov_reinit_early/late (v2)Monk Liu1-23/+38
2017-05-24drm/amdgpu:need som change on vega10 mailboxMonk Liu2-13/+15
2017-05-24drm/amdgpu:fix cannot receive rcv/ack irq bugMonk Liu1-2/+2
2017-05-24drm/amdgpu:kiq reg access need timeout(v2)Monk Liu1-5/+8
2017-05-24drm/amdgpu/gfx9: wait for completion in KIQ initAlex Deucher1-10/+79
2017-05-24drm/amdgpu/gfx9: use new KIQ packet definesAlex Deucher1-11/+12
2017-05-24drm/amdgpu: add KIQ packet defines to soc15d.hAlex Deucher1-0/+82
2017-05-24drm/amdgpu/gfx9: clear the compute ring on resetAlex Deucher1-0/+1
2017-05-24drm/amdgpu/gfx9: create mqd backupsAlex Deucher1-2/+14
2017-05-24drm/amdgpu: Move kiq ring lock out of virt structureShaoyun Liu5-6/+9
2017-05-24drm/amdgpu: bump module verion for reserved vmidChunming Zhou1-1/+2
2017-05-24drm/amdgpu: implement grab reserved vmid V4Chunming Zhou1-4/+75
2017-05-24drm/amdgpu: add limitation for dedicated vm number v4Chunming Zhou2-0/+12
2017-05-24drm/amdgpu: reserve/unreserve vmid by vm ioctl v4Chunming Zhou1-13/+51
2017-05-24drm/amdgpu: add reserved vmid field in vm struct v2Chunming Zhou2-1/+18
2017-05-24drm/amdgpu: add vm ioctlChunming Zhou4-0/+40
2017-05-24drm/amdgpu: Enable chained IB MCBP supportTrigger Huang1-6/+11
2017-05-24drm/amdgpu:fix get wrong gfx always on cu masks.Rex Zhu4-8/+26
2017-05-24drm/amdgpu: fix s3 ring test failed on Vi caused by KIQ enabled.Rex Zhu1-3/+2
2017-05-24drm/amdgpu/virt: change the place of virt_init_settingXiangliang Yu2-10/+10
2017-05-24drm/amdgpu/virt: bypass cg and pg setting for SRIOVXiangliang Yu1-0/+2
2017-05-24drm/amdgpu: drop support for per ASIC read registersChristian König2-69/+2
2017-05-24drm/amdgpu: drop support for untouched registersChristian König5-214/+210
2017-05-24drm/amdgpu: delete redundant kiq irq funcs type check in gfx8.Rex Zhu1-4/+0
2017-05-24drm/amdgpu: fix typo in dmesg in gfx_v8_0_kiq_kcq_disable.Rex Zhu1-1/+2
2017-05-24drm/amdgpu: add HDMI audio support for si dce6Xiaojie Yuan1-9/+121
2017-05-24drm/amdgpu: add DP audio support for si dce6 (v3)Xiaojie Yuan2-36/+433
2017-05-24drm/amdgpu/gfx8: move CP_PQ_STATUS after doorbell range setting (v2)Alex Deucher1-3/+2
2017-05-24drm/amdgpu: set cpg doorbell for fiji and polaris.Rex Zhu1-39/+43
2017-05-24drm/amdgpu/gfx8: unify the HQD deactivation codeAlex Deucher1-22/+20
2017-05-24drm/amdgpu/gfx8: enable cp/rlc ints after we disable clockgatingAlex Deucher1-0/+2
2017-05-24drm/amdgpu/gfx7: enable cp/rlc ints after we disable clockgatingAlex Deucher1-4/+7
2017-05-24drm/amdgpu/gfx8: move MEC doorbell range settingAlex Deucher1-14/+12
2017-05-24drm/amdgpu/gfx8: fix resume of KIQ and KCQsAlex Deucher1-13/+13
2017-05-24drm/amdgpu/gfx8: properly disable the KCQs in hw_finiAlex Deucher1-0/+51
2017-05-24drm/amdgpu/gfx8: use new KIQ packet definesAlex Deucher1-5/+7
2017-05-24drm/amdgpu/gfx8: move SET_RESOURCES into the same command streamAlex Deucher1-64/+23
2017-05-24drm/amdgpu/gfx8: wait once for all KCQs to be createdAlex Deucher1-26/+31
2017-05-24drm/amdgpu: split gfx_v8_0_kiq_init_queue into twoAlex Deucher1-21/+41
2017-05-24drm/amdgpu/gfx8: wait for completion in KIQ initAlex Deucher1-10/+78
2017-05-24Revert "drm/amd/amdgpu: Disable GFX_PG on Carrizo until compute issues solved"Alex Deucher1-1/+1
2017-05-24drm/amdgpu: Switch baremetal to use KIQ for compute ring management. (v3)David Panariti2-302/+26
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.