aboutsummaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2019-07-18drm/amdgpu: skip to load ta firmware for navi14Xiaojie Yuan1-0/+1
2019-07-18drm/amd/display: add ASICREV defines v2Bhawanpreet Lakha1-0/+8
2019-07-18drm/amd/display: add dm blockBhawanpreet Lakha2-0/+3
2019-07-18drm/amd/display: add NAVI14 in resource constructBhawanpreet Lakha1-4/+19
2019-07-18drm/amd/display: add nv14 cases to amdgpu_dmBhawanpreet Lakha1-0/+7
2019-07-18drm/amdgpu: enable sw smu ip for navi14Xiaojie Yuan1-0/+2
2019-07-18drm/amdgpu/smu11: add support for navi14Xiaojie Yuan2-0/+6
2019-07-18drm/amdgpu/psp: start rlc autoload after psp received rlcg for navi14Xiaojie Yuan1-1/+3
2019-07-18drm/amdgpu: enable psp ip block for navi14Xiaojie Yuan1-0/+1
2019-07-18drm/amdgpu/psp: add psp support for navi14 (v3)Xiaojie Yuan2-0/+5
2019-07-18drm/amdgpu: enable virtual display for navi14Xiaojie Yuan2-0/+3
2019-07-18drm/amdgpu: add ip blocks for navi14Xiaojie Yuan1-0/+7
2019-07-18drm/amdgpu/soc15: add support for navi14Xiaojie Yuan1-0/+6
2019-07-18drm/amdgpu/gfx10: fix programming of SC_HIZ_TILE_FIFO_SIZE fieldJack Xiao1-1/+1
2019-07-18drm/amdgpu/gfx10: update gfx golden settings for navi14Tao Zhou1-4/+4
2019-07-18drm/amdgpu/gfx10: update gfx golden settings for navi14Xiaojie Yuan1-3/+5
2019-07-18drm/amdgpu/gfx: update gc_v10_1_1 golden settingXiaojie Yuan1-1/+1
2019-07-18drm/amdgpu/gfx10: add gfx v10_1_1 golden settings for navi14Xiaojie Yuan1-2/+40
2019-07-18drm/amdgpu/gfx: add definition of mmCGTT_GS_NGG_CLK_CTRLXiaojie Yuan1-0/+3
2019-07-18drm/amdgpu/gfx10: set tcp harvest for navi14Xiaojie Yuan1-1/+3
2019-07-18drm/amdgpu: set rlc funcs for navi14Xiaojie Yuan1-0/+1
2019-07-18drm/amdgpu: add me/mec configurations for navi14Xiaojie Yuan1-0/+1
2019-07-18drm/amdgpu/gfx10: add clockgating support for navi14Xiaojie Yuan1-0/+1
2019-07-18drm/amdgpu/gfx10: add gfx config for navi14Xiaojie Yuan1-0/+8
2019-07-18drm/amdgpu/gfx10: add placeholder for navi14 golden settingsXiaojie Yuan1-0/+13
2019-07-18drm/amdgpu/gfx10: add support for navi14 firmwareXiaojie Yuan1-0/+10
2019-07-18drm/amdgpu/sdma5: set clock gating for navi14Xiaojie Yuan1-0/+1
2019-07-18drm/amdgpu/sdma5: update sdma5 golden settings for navi14tiancyin1-0/+2
2019-07-18drm/amdgpu/sdma5: add sdma5_0 golden settings for navi14Xiaojie Yuan1-2/+4
2019-07-18drm/amdgpu/sdma5: add placeholder for navi14 golden settingsXiaojie Yuan1-0/+11
2019-07-18drm/amdgpu/sdma5: add support for navi14 firmwareXiaojie Yuan1-0/+6
2019-07-18drm/amdgpu/gmc10: add navi14 supportXiaojie Yuan1-1/+4
2019-07-18drm/amdgpu: increase max instance number for hw ipXiaojie Yuan1-1/+1
2019-07-18drm/amdgpu/discovery: init reg base offset via ip discovery for navi14Xiaojie Yuan1-2/+15
2019-07-18drm/amdgpu/soc15: initialize reg base for navi14 (v2)Xiaojie Yuan5-1/+1177
2019-07-18drm/amdgpu: add navi14 ucode loading methodXiaojie Yuan1-0/+1
2019-07-18drm/amdgpu: set asic family and ip blocks for navi14Xiaojie Yuan1-0/+1
2019-07-18drm/amdgpu: add gpu_info firmware for navi14Xiaojie Yuan1-0/+4
2019-07-18drm/amdgpu: add navi14 asic typeXiaojie Yuan2-0/+2
2019-07-18drm/amd/display: init res_pool dccg_ref, dchub_ref with xtalin_freqhersen wu2-26/+41
2019-07-18drm/amdgpu/pm: remove check for pp funcs in freq sysfs handlersAlex Deucher1-10/+0
2019-07-18drm/amd/display: Force uclk to max for every stateNicholas Kazlauskas2-3/+13
2019-07-17drm/amdkfd: Remove GWS from process during uninitJoseph Greathouse1-0/+3
2019-07-17drm/amd/amdgpu: Fix offset for vmid selection in debugfs interfaceTom St Denis1-1/+1
2019-07-17drm/amd/powerplay: update vega20 driver if to fit latest SMU firmwareEvan Quan1-2/+4
2019-07-17drm/amd/powerplay: maintain SMU FW backward compatibilityEvan Quan1-3/+9
2019-07-17drm/amd/powerplay: correct smu_update_table usageEvan Quan5-23/+23
2019-07-17drm/amd/powerplay: fix deadlock around smu_handle_task V2Evan Quan1-3/+0
2019-07-17drm/amd/powerplay: avoid access before allocationEvan Quan1-4/+7
2019-07-17drm/amd/powerplay: fix memory allocation failure check V2Evan Quan1-2/+2
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.