aboutsummaryrefslogtreecommitdiffstats
AgeCommit message (Expand)AuthorFilesLines
2015-04-01CLOCKSOURCE: versatile: Add PLAT_VERSATILE dependencyDeng-Cheng Zhu1-1/+1
2015-04-01MIPS: Add support for full dynticks CPU time accountingDeng-Cheng Zhu1-0/+1
2015-04-01MIPS: Fall back to generic implementation of cmpxchg64 on 32-bit platformsDeng-Cheng Zhu1-5/+6
2015-04-01MIPS: Add SCHED_HRTICK supportDeng-Cheng Zhu1-0/+3
2015-04-01MIPS: OCTEON: Enable little endian kernel.David Daney1-1/+2
2015-04-01MIPS: OCTEON: Add mach-cavium-octeon/mangle-port.hDavid Daney1-0/+74
2015-04-01MIPS: Octeon: Handle bootloader structures in little-endian mode.David Daney2-0/+78
2015-03-31MIPS: Malta: malta-time: Ensure GIC counter is runningMarkos Chandras1-1/+3
2015-03-31CLOCKSOURCE: mips-gic-timer: Ensure GIC counter is runningMarkos Chandras1-0/+3
2015-03-31IRQCHIP: irq-mips-gic: Add new functions to start/stop the GIC counterMarkos Chandras2-0/+23
2015-03-31ttyFDC: Implement KGDB IO operations.James Hogan2-6/+179
2015-03-31MIPS, ttyFDC: Add early FDC console supportJames Hogan4-0/+46
2015-03-31TTY: Add MIPS EJTAG Fast Debug Channel TTY driverJames Hogan3-0/+1145
2015-03-31MIPS: idle: Workaround wait + FDC problemsJames Hogan1-2/+11
2015-03-31MIPS: Malta: Implement get_c0_fdc_int()James Hogan1-0/+16
2015-03-31IRQCHIP: mips-gic: Add function for retrieving FDC IRQJames Hogan2-0/+24
2015-03-31irqchip: mips-gic: Don't treat FDC IRQ as percpu devidJames Hogan1-5/+10
2015-03-31MIPS: Read CPU IRQ line that FDC to routed toJames Hogan2-0/+15
2015-03-31MIPS: Add architectural FDC IRQ fieldsJames Hogan1-0/+4
2015-03-31MIPS: Malta: Implement mips_cdmm_phys_base()James Hogan1-0/+7
2015-03-31MIPS: Add CDMM bus supportJames Hogan7-0/+844
2015-03-31MIPS: Add arch CDMM definitions and probingJames Hogan4-0/+18
2015-03-31MIPS: Allow shared IRQ for timer & perf counterJames Hogan1-2/+0
2015-03-31MIPS: OProfile: Allow sharing IRQ with timerJames Hogan1-1/+4
2015-03-31MIPS: perf: Allow sharing IRQ with timerJames Hogan1-3/+5
2015-03-31MIPS: cevt-r4k: Cleanup c0_compare_interrupt.Ralf Baechle1-5/+4
2015-03-31MIPS: cevt-r4k: Make interrupt handler sharedJames Hogan1-1/+7
2015-03-31IRQCHIP: mips-gic: Add missing definitions for FDC IRQJames Hogan1-0/+6
2015-03-31IRQCHIP: mips-gic: Fix typo in commentJames Hogan1-1/+1
2015-03-31MIPS: Remove redundant IPTI==IPPCI logicJames Hogan2-4/+2
2015-03-31MIPS: cevt-r4k: Use CAUSEF_TI, CAUSEF_PCI constantsJames Hogan2-2/+2
2015-03-31MIPS: cevt-r4k: Move handle_perf_irq() out of headerJames Hogan2-19/+18
2015-03-31MIPS: pistachio: Add an initial defconfigGovindraj Raja1-0/+336
2015-03-31MIPS: Add support for the IMG Pistachio SoCAndrew Bresticker9-0/+287
2015-03-31MIPS: Document Pistachio boot protocol and device-tree bindingsAndrew Bresticker1-0/+42
2015-03-31MIPS: Allow platforms to specify the decompressor load addressAndrew Bresticker2-2/+5
2015-03-31MIPS: Create a common <asm/mach-generic/war.h>Kevin Cernekee22-509/+3
2015-03-31CLK: Pistachio: Register external clock gatesAndrew Bresticker1-0/+21
2015-03-31CLK: Pistachio: Register system interface gate clocksAndrew Bresticker1-0/+42
2015-03-31CLK: Pistachio: Register peripheral clocksAndrew Bresticker1-0/+67
2015-03-31CLK: Pistachio: Register core clocksAndrew Bresticker2-0/+200
2015-03-31CLK: Pistachio: Add PLL driverAndrew Bresticker3-0/+452
2015-03-31CLK: Add basic infrastructure for Pistachio clocksAndrew Bresticker4-0/+266
2015-03-27CLK: Add binding document for Pistachio clock controllersAndrew Bresticker2-0/+306
2015-03-24CRYPTO: Octeon: Enable OCTEON SHA1/256/512 module selectionAaro Koskinen1-0/+27
2015-03-24CRYPTO: Octeon: Add SHA512 moduleAaro Koskinen2-0/+278
2015-03-24CRYPTO: Octeon: Add SHA256 moduleAaro Koskinen2-0/+281
2015-03-24CRYPTO: Octeon: Add SHA1 moduleAaro Koskinen2-1/+243
2015-03-24CRYPTO: Octeon: Add instruction definitions for SHA1/256/512Aaro Koskinen1-4/+79
2015-03-24CRYPTO: Octeon: always disable preemption when using crypto engineAaro Koskinen2-5/+3
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.