aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/DocBook/device-drivers.tmpl (unfollow)
AgeCommit message (Expand)AuthorFilesLines
2015-03-20drm/i915: Extract i915_gem_shrinker.cDaniel Vetter4-277/+306
2015-03-20drm/i915: Use down ei for manual Baytrail RPS calculationsChris Wilson4-19/+4
2015-03-20drm/i915: Improved w/a for rps on BaytrailChris Wilson5-104/+81
2015-03-20drm/i915: Relax RPS contraints to allows setting minfreq on idleChris Wilson3-16/+35
2015-03-20drm/i915: Fallback to using CPU relocations for large batch buffersChris Wilson1-11/+75
2015-03-20drm/i915: Turn on PIN_GLOBAL in i915_gem_object_ggtt_pinTvrtko Ursulin1-1/+1
2015-03-20drm/i915: memory leak in __i915_gem_vma_create()Dan Carpenter1-3/+4
2015-03-20drm/i915/dp: return number of bytes written for short aux/i2c writesJani Nikula1-3/+8
2015-03-20drm/i915: Unconfuse DP link rate array namesVille Syrjälä3-38/+39
2015-03-20drm/i915: Include the sink/source/supported rates in debug outputVille Syrjälä1-0/+43
2015-03-20drm/i915: Add eDP intermediate frequencies for CHVVille Syrjälä1-0/+6
2015-03-20drm/i915: Avoid overflowing the DP link rate arraysVille Syrjälä1-0/+2
2015-03-20drm/i915: Fix MST link rate handlingVille Syrjälä3-8/+22
2015-03-20drm/i915: Use DP_LINK_RATE_SET whenever possibleVille Syrjälä1-6/+7
2015-03-20drm/i915: Fix max link rate in intel_dp_mode_valid()Ville Syrjälä2-1/+15
2015-03-20drm/i915: Hide the source vs. sink rate handling from intel_dp_compute_config()Ville Syrjälä1-14/+23
2015-03-20drm/i915: Fully separate source vs. sink ratesVille Syrjälä1-17/+11
2015-03-20drm/i915: Remove special case from intel_supported_rates()Ville Syrjälä1-8/+0
2015-03-20drm/i915: Don't copy sink rates eitherVille Syrjälä1-15/+9
2015-03-20drm/i915: Don't copy the DP source rates arraysVille Syrjälä1-14/+10
2015-03-20drm/i915: Store the converted link rates in intel_dp->supported_rates[]Ville Syrjälä2-15/+21
2015-03-20drm/i915: Make the DP rates int instead of uint32_tVille Syrjälä1-12/+12
2015-03-20drm/i915: Do not use ggtt_view with (aliasing) PPGTTJoonas Lahtinen3-119/+226
2015-03-20drm/i915: Fix sink crc connector iterationRodrigo Vivi1-1/+1
2015-03-18drm/i915: Make sure the primary plane is enabled before reading out the fb stateDamien Lespiau1-4/+11
2015-03-17drm/i915: Update DRIVER_DATE to 20150313Daniel Vetter1-1/+1
2015-03-17drm/i915: Fix vmap_batch page iterator overrunMika Kuoppala1-1/+4
2015-03-17drm/i915: Export total subslice and EU countsJeff McGee2-0/+12
2015-03-17drm/i915: redefine WARN_ON_ONCE to include the conditionJani Nikula1-0/+3
2015-03-17drm/i915/skl: Implement WaDisableHBR2Damien Lespiau1-1/+4
2015-03-17drm/i915: Remove the preliminary_hw_support shackles from CHVVille Syrjälä1-1/+0
2015-03-17drm/i915: Read CHV_PLL_DW8 from the correct offsetVille Syrjälä1-1/+1
2015-03-17drm/i915: Rewrite IVB FDI bifurcation conflict checksVille Syrjälä1-14/+15
2015-03-17drm/i915: Rewrite some some of the FDI lane checksVille Syrjälä1-8/+7
2015-03-17drm/i915/skl: Enable the RPS interrupts programmingAkash Goel1-14/+3
2015-03-17drm/i915/skl: Enabling processing of Turbo interruptsAkash Goel1-5/+0
2015-03-17drm/i915/skl: Updated the i915_frequency_info debugfs functionAkash Goel1-8/+17
2015-03-17drm/i915: Simplify the way BC bifurcation state consistency is keptAnder Conselvan de Oliveira1-36/+10
2015-03-17drm/i915/skl: Updated the act_freq_mhz_show sysfs functionAkash Goel1-1/+3
2015-03-17drm/i915/skl: Updated the gen9_enable_rps functionAkash Goel1-15/+13
2015-03-17drm/i915/skl: Updated the gen6_rps_limits functionAkash Goel1-5/+11
2015-03-17drm/i915/skl: Restructured the gen6_set_rps_thresholds functionAkash Goel1-36/+32
2015-03-17drm/i915/skl: Updated the gen6_set_rps functionAkash Goel1-1/+4
2015-03-17drm/i915/skl: Updated the gen6_init_rps_frequencies functionAkash Goel1-0/+7
2015-03-17drm/i915/skl: Updated intel_gpu_freq() and intel_freq_opcode()Akash Goel1-2/+6
2015-03-17drm/i915/skl: Added new macrosAkash Goel2-0/+10
2015-03-17drm/i915: remove indirection in the PCI ID macrosJani Nikula1-24/+25
2015-03-17drm/i915: Use FW_WM() macro for older gmch platforms tooVille Syrjälä2-22/+24
2015-03-17drm/i915: Add polish to VLV WM shift+mask operationsVille Syrjälä2-38/+46
2015-03-17drm/i915: Use plane->state->fb instead of plane->fb in intel_plane_restore()Ville Syrjälä1-2/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.