aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/clock/renesas,cpg-div6-clocks.txt (follow)
AgeCommit message (Collapse)AuthorFilesLines
2014-11-12clk: shmobile: document DIV6 clock parent bindingsUlrich Hecht1-6/+12
Describes how to specify the parents for clocks with EXSRC bits. Signed-off-by: Ulrich Hecht <ulrich.hecht+renesas@gmail.com> Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2013-12-12clk: shmobile: Add DIV6 clock supportLaurent Pinchart1-0/+28
DIV6 clocks are divider gate clocks controlled through a single register. The divider is expressed on 6 bits, hence the name, and can take values from 1/1 to 1/64. Those clocks are found on Renesas ARM SoCs. Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> Signed-off-by: Mike Turquette <mturquette@linaro.org>