aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/pci/axis,artpec6-pcie.txt (follow)
AgeCommit message (Collapse)AuthorFilesLines
2016-08-31bindings: PCI: artpec: correct pci binding exampleNiklas Cassel1-3/+4
- Increase config size. When using a PCIe switch, the previous config size only had room for one device. - Add bus range. Inherited optional property. - Map downstream I/O to PCI address 0. We can map it to any address, but let's be consistent with other drivers. Signed-off-by: Niklas Cassel <niklas.cassel@axis.com> Signed-off-by: Rob Herring <robh@kernel.org>
2016-06-11PCI: Add DT binding for Axis ARTPEC-6 PCIe controllerNiklas Cassel1-0/+46
Add the Device Tree binding documentation that allows to describe the PCIe controller found in the Axis ARTPEC-6 SoC. Signed-off-by: Niklas Cassel <niklas.cassel@axis.com> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Acked-by: Rob Herring <robh@kernel.org>