aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arc (follow)
AgeCommit message (Expand)AuthorFilesLines
2013-11-06ARC: Fix bogus gcc warning and micro-optimise TLB iteration loopVineet Gupta1-2/+2
2013-11-06ARC: Add support for irqflags tracing and lockdepVineet Gupta4-1/+42
2013-11-06ARC: Reset the value of Interrupt Priority RegisterVineet Gupta1-3/+7
2013-11-06ARC: Reduce #ifdef'ery for unaligned access emulationVineet Gupta3-7/+3
2013-11-06ARC: Change calling convention of do_page_fault()Vineet Gupta3-8/+7
2013-11-06ARC: cacheflush optim - PTAG can be loop invariant if V-P is constVineet Gupta1-3/+11
2013-11-06ARC: cacheflush refactor #3: Unify the {d,i}cache flush leaf helpersVineet Gupta1-84/+55
2013-11-06ARC: cacheflush refactor #2: I and D caches lines to have same sizeVineet Gupta2-22/+16
2013-11-06ARC: cacheflush refactor #1: push aux reg ascertaining into leaf routineVineet Gupta1-10/+6
2013-11-06ARC: use __weak instead of __attribute__((weak))Vineet Gupta2-2/+2
2013-11-06ARC: Annotate some functions as staticVineet Gupta1-6/+5
2013-11-06arc: Replace __get_cpu_var usesChristoph Lameter2-4/+4
2013-11-02ARC: Incorrect mm reference used in vmalloc fault handlerVineet Gupta1-3/+3
2013-11-01Merge branch 'linus' into sched/coreIngo Molnar1-1/+1
2013-10-14doc: typo on word accounting in kprobes.c in mutliple architecturesAnoop Thomas Mathew1-1/+1
2013-10-12ARC: Ignore ptrace SETREGSET request for synthetic register "stop_pc"Vineet Gupta1-1/+1
2013-10-09of: remove empty arch prom.h headersRob Herring1-12/+0
2013-10-09of: remove HAVE_ARCH_DEVTREE_FIXUPSRob Herring1-2/+0
2013-10-09arc: remove unnecessary prom.h includesRob Herring2-2/+0
2013-10-09arc: use common of_flat_dt_match_machineRob Herring3-62/+23
2013-10-09of: remove early_init_dt_setup_initrd_archRob Herring1-7/+0
2013-10-09arc: use early_init_dt_scanRob Herring1-13/+1
2013-10-09arc: use unflatten_and_copy_device_treeRob Herring3-18/+1
2013-10-09Merge tag 'v3.12-rc4' into sched/coreIngo Molnar5-20/+31
2013-10-03ARC: Fix signal frame management for SA_SIGINFOChristian Ruppert1-12/+13
2013-09-27ARC: Use clockevents_config_and_register over clockevents_register_deviceUwe Kleine-König1-5/+2
2013-09-27ARC: Workaround spinlock livelock in SMP SystemC simulationVineet Gupta1-1/+8
2013-09-27ARC: Fix 32-bit wrap around in access_ok()Vineet Gupta1-2/+2
2013-09-27ARC: Handle zero-overhead-loop in unaligned access handlerMischa Jonker1-0/+6
2013-09-25sched, arch: Create asm/preempt.hPeter Zijlstra1-0/+1
2013-09-13Remove GENERIC_HARDIRQ config optionMartin Schwidefsky1-1/+0
2013-09-12Merge branch 'akpm' (patches from Andrew Morton)Linus Torvalds1-7/+4
2013-09-12arch: mm: pass userspace fault flag to generic fault handlerJohannes Weiner1-2/+4
2013-09-12arch: mm: remove obsolete init OOM protectionJohannes Weiner1-5/+0
2013-09-12ARC: SMP failed to boot due to missing IVT setupNoam Camus4-5/+5
2013-09-10Merge tag 'devicetree-for-linus' of git://git.secretlab.ca/git/linuxLinus Torvalds2-9/+2
2013-09-05ARC: fix new Section mismatches in build (post __cpuinit cleanup)Vineet Gupta2-2/+2
2013-09-05ARC: Fix __udelay calculationMischa Jonker1-3/+2
2013-09-05ARC: remove console_verbose() from setup_arch()Mischa Jonker1-2/+0
2013-09-05ARC: Add read*_relaxed to asm/io.hMischa Jonker1-0/+4
2013-09-05ARC: Handle un-aligned user space access in BE.Noam Camus1-7/+19
2013-08-30ARC: [ASID] Track ASID allocation cycles/generationsVineet Gupta4-86/+40
2013-08-30ARC: [ASID] activate_mm() == switch_mm()Vineet Gupta1-11/+9
2013-08-30ARC: [ASID] get_new_mmu_context() to conditionally allocate new ASIDVineet Gupta2-33/+25
2013-08-30ARC: [ASID] Refactor the TLB paranoid debug codeVineet Gupta3-21/+21
2013-08-30ARC: [ASID] Remove legacy/unused debug codeVineet Gupta2-14/+0
2013-08-30ARC: No need to flush the TLB in early bootVineet Gupta1-7/+0
2013-08-30ARC: MMUv4 preps/3 - Abstract out TLB Insert/DeleteVineet Gupta2-40/+56
2013-08-30ARC: MMUv4 preps/2 - Reshuffle PTE bitsVineet Gupta3-25/+11
2013-08-29ARC: MMUv4 preps/1 - Fold PTE K/U access flagsVineet Gupta3-48/+54
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.