aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/sun8i-h3-nanopi-m1-plus.dts (follow)
AgeCommit message (Collapse)AuthorFilesLines
2017-12-19ARM: dts: sun8i: h3: nanopi-m1-plus: fix missing ethernet 0 in aliasesPhilipp Rossak1-0/+1
This patch fixes a missing ethernet 0 alisas in the devicetree on the Nanopi M1 Plus. Signed-off-by: Philipp Rossak <embed3d@gmail.com> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2017-12-08ARM: dts: sun8i-h3: Remove allwinner,leds-active-low for non internal PHYCorentin Labbe1-2/+0
allwinner,leds-active-low have effect only on boards which us the internal PHY. So this patch remove it from all boards which do not use the internal PHY. Signed-off-by: Corentin Labbe <clabbe.montjoie@gmail.com> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2017-11-02ARM: dts: sunxi: Restore EMAC changes (boards)Corentin Labbe1-0/+29
The original dwmac-sun8i DT bindings have some issue on how to handle integrated PHY and was reverted in last RC of 4.13. But now we have a solution so we need to get back that was reverted. This patch restore all boards DT about dwmac-sun8i This reverts partially commit fe45174b72ae ("arm: dts: sunxi: Revert EMAC changes") Signed-off-by: Corentin Labbe <clabbe.montjoie@gmail.com> Acked-by: Florian Fainelli <f.fainelli@gmail.com> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2017-09-17ARM: dts: sun8i: h3: Enable AP6212 WiFi on mmc1 on Nanopi M1 PlusPhilipp Rossak1-0/+26
The WiFi side of the AP6212 WiFi/BT combo module is connected to mmc1. There are also GPIOs for enable and interrupts. Enable WiFi on this board by enabling mmc1 and adding the power sequencing clocks and GPIO, as well as the chip's interrupt line. Signed-off-by: Philipp Rossak <embed3d@gmail.com> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2017-09-17ARM: dts: sun8i: h3: Enable AP6212 BT on uart3 on Nanopi M1 PlusPhilipp Rossak1-0/+10
The BT side of the AP6212 WiFi/BT combo module is connected to uart3. Enable BT on this board by enabling uart3 with using additionally the cts and rts pins. Signed-off-by: Philipp Rossak <embed3d@gmail.com> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2017-09-17ARM: dts: sun8i: h3: nanopi-m1-plus: Enable IR controllerPhilipp Rossak1-0/+6
The Nanopi M1 Plus has an onboard IR receiver. This enables the onboard IR receiver subnode. Signed-off-by: Philipp Rossak <embed3d@gmail.com> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2017-05-31ARM: dts: sun8i: h3: Add initial NanoPi M1 Plus supportJagan Teki1-0/+64
NanoPi M1 Plus is designed and developed by FriendlyElec for professionals, enterprise users, makers and hobbyists using the Allwinner H3 SOC. NanoPi M1 Plus key features - Allwinner H3, Quad-core Cortex-A7@1.2GHz - 1GB DDR3 RAM - 8GB eMMC - microSD slot - 10/100/1000M Ethernet - Serial Debug Port - 5V 2A DC power-supply Signed-off-by: Jagan Teki <jagan@amarulasolutions.com> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.