aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/sun8i-v3s.dtsi (follow)
AgeCommit message (Collapse)AuthorFilesLines
2019-03-25ARM: dts: sunxi: Fix the TCON output clockMaxime Ripard1-0/+1
Even though we shouldn't really have any external user of the clock provided by the TCON, if clock-output-names is set, then #clock-cells must be there as well. Fix this. Acked-by: Chen-Yu Tsai <wens@csie.org> Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
2019-03-25ARM: dts: sunxi: Fix GIC compatibleMaxime Ripard1-1/+1
As can be shown by the YAML schema now, the combination of GIC compatibles we were using has never been an option. Switch to the gic-400 variant, which is the more correct option. Acked-by: Chen-Yu Tsai <wens@csie.org> Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
2019-03-25ARM: dts: sun8i: v3s: Fix Display Engine DTC warningsMaxime Ripard1-8/+2
Our display engine endpoints trigger some DTC warnings due to the fact that we're having a single endpoint that doesn't need any reg property, and since we don't have a reg property, we don't need the address-cells and size-cells properties anymore. Fix those Acked-by: Chen-Yu Tsai <wens@csie.org> Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
2018-11-28ARM: dts: sun8i: v3s: Provide default muxing for relevant controllersMaxime Ripard1-0/+2
The MMC0 controllers have only one muxing option in the SoC. In such a case, we can just move the muxing into the DTSI, and remove it from the DTS. Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com> Acked-by: Chen-Yu Tsai <wens@csie.org>
2018-11-28ARM: dts: sun8i: v3s: Change pinctrl nodes to avoid warningMaxime Ripard1-5/+5
All our pinctrl nodes were using a node name convention with a unit-address to differentiate the different muxing options. However, since those nodes didn't have a reg property, they were generating warnings in DTC. In order to accomodate for this, convert the old nodes to the syntax we've been using for the new SoCs, including removing the letter suffix of the node labels to the bank of those pins to make things more readable. Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com> Acked-by: Chen-Yu Tsai <wens@csie.org>
2017-10-20arm: dts: fix unit-address leading 0sRob Herring1-16/+16
Fix dtc warnings for 'simple_bus_reg' due to leading 0s. Converted using the following command: perl -p -i -e 's/\@0+([0-9a-f])/\@$1/g' `find arch/arm/boot/dts -type -f -name '*.dts*' Dropped changes to ARM, Ltd. boards LED nodes and manually fixed up some occurrences of uppercase hex. Signed-off-by: Rob Herring <robh@kernel.org> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2017-06-07ARM: sun8i: v3s: add device nodes for DE2 display pipelineIcenowy Zheng1-0/+83
Allwinner V3s SoC features a "Display Engine 2.0" with only one mixer and only one TCON connected to this mixer, which have RGB LCD output. Add device nodes for this display pipeline. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2017-05-18ARM: sun8i: v3s: enable SPIIcenowy Zheng1-0/+19
Allwinner V3s SoC has a SPI controller, muxed with the MMC2 controller at PC bank. The controller itself is identical to the one in H3 SoC. Add device tree node and the only pinmux node for it. Tested with a Winbond W25Q128FV SPI NOR soldered on the Lichee Pi early sample. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2017-05-15ARM: sun8i: v3s: add pinmux for mmc1Icenowy Zheng1-0/+10
The dock board of Lichee Pi Zero features a MicroSD slot on MMC1, which can be used with a MicroSD card or the MicroSD-slot Wi-Fi card provided by Lichee Pi Zero. Add pinmux for the mmc1 controller, and specify it in the mmc1 device node as it's the only pinmux for mmc1. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2017-05-15ARM: sun8i: v3s: add LRADC device nodeIcenowy Zheng1-0/+7
Allwinner V3s features a LRADC like the ones in older SoCs. Add a device tree node for it. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2017-05-15ARM: sun8i: v3s: restore the usage of CCU definitionsIcenowy Zheng1-31/+33
All the used CCU definitions are stripped from the V3s DTSI file when it's merged, as the DTSI file and the CCU device tree binding headers went to different trees. As they're all in Linus's tree now, restore the usage of the definitions. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
2017-01-27ARM: dts: sunxi: add dtsi file for V3s SoCIcenowy Zheng1-0/+309
As we have the pinctrl and clock support for the V3s SoC, it's now to run a mainline Linux on it. So add a .dtsi file for it. Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz> [Maxime: Removed the dependency on the CCU headers] Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>