aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mm (follow)
AgeCommit message (Expand)AuthorFilesLines
2011-07-07ARM: mm: proc-arm925: Use the new processor struct macrosDave Martin1-72/+16
2011-07-07ARM: mm: proc-arm922: Use the new processor struct macrosDave Martin1-46/+7
2011-07-07ARM: mm: proc-arm920: Use the new processor struct macrosDave Martin1-46/+7
2011-07-07ARM: mm: proc-arm7tdmi: Use the new processor struct macrosDave Martin1-177/+39
2011-07-07ARM: mm: proc-arm740: Use the new processor struct macrosDave Martin1-35/+7
2011-07-07ARM: mm: proc-arm720: Use the new processor struct macrosDave Martin1-68/+17
2011-07-07ARM: mm: proc-arm6_7: Use the new processor struct macrosDave Martin1-134/+32
2011-07-07ARM: mm: proc-arm1026: Use the new processor struct macrosDave Martin1-46/+7
2011-07-07ARM: mm: proc-arm1022: Use the new processor struct macrosDave Martin1-45/+7
2011-07-07ARM: mm: proc-arm1020e: Use the new processor struct macrosDave Martin1-45/+7
2011-07-07ARM: mm: proc-arm1020: Use the new processor struct macrosDave Martin1-39/+6
2011-07-07ARM: mm: cache-v7: Use the new processor struct macrosDave Martin1-13/+2
2011-07-07ARM: mm: cache-v6: Use the new processor struct macrosDave Martin1-13/+2
2011-07-07ARM: mm: cache-v4wt: Use the new processor struct macrosDave Martin1-13/+2
2011-07-07ARM: mm: cache-v4wb: Use the new processor struct macrosDave Martin1-13/+2
2011-07-07ARM: mm: cache-v4: Use the new processor struct macrosDave Martin1-13/+2
2011-07-07ARM: mm: cache-v3: Use the new processor struct macrosDave Martin1-13/+2
2011-07-07ARM: mm: cache-fa: Use the new processor struct macrosDave Martin1-13/+2
2011-07-07ARM: mm: proc-macros: Add generic proc/cache/tlb struct definition macrosDave Martin1-0/+63
2011-07-06ARM: 6987/1: l2x0: fix disabling function to avoid deadlockWill Deacon1-6/+13
2011-07-05ARM: move memory layout sanity checking before meminfo initializationRussell King2-2/+7
2011-07-02ARM: entry: data abort: ensure r5 is preserved by abort functionsRussell King2-43/+38
2011-07-02ARM: entry: data abort: always use r6 for offsetRussell King2-6/+6
2011-07-02ARM: entry: data abort: use r2 as base of pt_regs rather than stackRussell King2-19/+19
2011-07-02ARM: entry: data abort: tail-call the main data abort handlerRussell King10-89/+69
2011-07-02ARM: entry: data abort: avoid using r2 in abort helpersRussell King6-33/+33
2011-07-02ARM: entry: data abort: arrange for CPU abort helpers to take pc/psr in r4/r5Russell King9-42/+36
2011-07-02ARM: entry: prefetch abort: tail-call the main prefetch abort handlerRussell King3-13/+16
2011-07-02ARM: entry: avoid enabling interrupts in prefetch/data abort handlersRussell King2-0/+7
2011-07-01perf: Remove the nmi parameter from the swevent and overflow interfacePeter Zijlstra1-3/+3
2011-06-30ARM: entry: prefetch abort helper: pass aborted pc in r4 rather than r0Russell King3-3/+5
2011-06-29ARM: entry: abort-macro: simplify do_ldrd_abortRussell King1-3/+1
2011-06-29ARM: entry: abort-macro: specify registers to be used for macrosRussell King5-22/+22
2011-06-24ARM: pm: arrange for cpu_proc_init() to be called on resumeRussell King1-3/+1
2011-06-24ARM: pm: ensure ARMv7 CPUs save and restore the TLS registerRussell King1-3/+7
2011-06-24ARM: pm: proc-v7: fix missing struct processor pointers for suspend codeRussell King1-3/+3
2011-06-20ARM: Xilinx: Adding Xilinx board supportJohn Linn1-1/+1
2011-06-11ARM: initrd: disable initrds outside of memoryRussell King1-0/+6
2011-06-09Revert "ARM: 6944/1: mm: allow ASID 0 to be allocated to tasks"Russell King1-3/+3
2011-06-09Revert "ARM: 6943/1: mm: use TTBR1 instead of reserved context ID"Russell King2-10/+11
2011-06-06ARM: 6951/1: include .bss in memory layout informationRabin Vincent1-2/+4
2011-06-06ARM: 6948/1: Fix .size directives for __arm{7,9}tdmi_proc_infoBen Hutchings2-2/+2
2011-05-27Merge branches 'devel', 'devel-stable' and 'fixes' into for-linusRussell King7-21/+41
2011-05-26ARM: kill pmd_off()Russell King1-6/+1
2011-05-26ARM: 6944/1: mm: allow ASID 0 to be allocated to tasksWill Deacon1-3/+3
2011-05-26ARM: 6943/1: mm: use TTBR1 instead of reserved context IDWill Deacon2-11/+10
2011-05-26ARM: 6942/1: mm: make TTBR1 always point to swapper_pg_dir on ARMv6/7Catalin Marinas2-2/+6
2011-05-26ARM: 6941/1: cache: ensure MVA is cacheline aligned in flush_kern_dcache_areaWill Deacon2-0/+3
2011-05-26ARM: 6914/1: sparsemem: fix highmem detection when using SPARSEMEMWill Deacon1-4/+5
2011-05-26ARM: 6913/1: sparsemem: allow pfn_valid to be overridden when using SPARSEMEMWill Deacon1-1/+3
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.