aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/include (follow)
AgeCommit message (Expand)AuthorFilesLines
2014-05-30MIPS: KVM: Use local_flush_icache_range to fix RI on XBurstJames Hogan1-1/+0
2014-05-30MIPS: uasm: Add u3u2u1 instruction buildersMarkos Chandras1-0/+3
2014-05-30MIPS: math-emu: Add IEEE754 exception statistics to debugfsDeng-Cheng Zhu1-0/+5
2014-05-29Merge branch 'wip-mips-pm' of https://github.com/paulburton/linux into mips-for-linux-nextRalf Baechle13-20/+321
2014-05-28MIPS: cpuidle wait instruction statePaul Burton1-0/+14
2014-05-28MIPS: pm-cps: add PM state entry code for CPS systemsPaul Burton2-0/+54
2014-05-28MIPS: smp-cps: function to determine whether CPS SMP is in usePaul Burton1-0/+2
2014-05-28MIPS: smp-cps: rework core/VPE initialisationPaul Burton1-4/+10
2014-05-28MIPS: uasm: add MT ASE yield instructionPaul Burton1-0/+1
2014-05-28MIPS: uasm: add wait instructionPaul Burton1-0/+1
2014-05-28MIPS: uasm: add sync instructionPaul Burton1-0/+1
2014-05-28MIPS: uasm: add jalr instructionPaul Burton1-0/+4
2014-05-28MIPS: uasm: add a label variant of beqPaul Burton1-0/+2
2014-05-28MIPS: inst.h: define microMIPS wait opPaul Burton1-0/+1
2014-05-28MIPS: inst.h: define microMIPS sync opPaul Burton1-0/+1
2014-05-28MIPS: inst.h: define MT yield opPaul Burton1-10/+11
2014-05-28MIPS: inst.h: define COP0 wait opPaul Burton1-1/+2
2014-05-28MIPS: MT: define write_c0_tchalt macroPaul Burton1-0/+2
2014-05-28MIPS: add kmap_noncoherent to wire a cached non-coherent TLB entryPaul Burton2-0/+8
2014-05-28MIPS: Add __SANE_USERSPACE_TYPES__ to asm/types.h for LL64Aaro Koskinen1-1/+4
2014-05-27PCI: Turn pcibios_penalize_isa_irq() into a weak functionHanjun Guo1-5/+0
2014-05-27Merge branch 'topic/firewire' into for-nextTakashi Iwai5-282/+231
2014-05-27MIPS: SMP: Remove plat_smp_ops cpus_done method.Ralf Baechle2-2/+0
2014-05-25MIPS: Fix inconsistancy of __NR_Linux_syscalls valueHuacai Chen1-3/+3
2014-05-24MIPS: MT: Remove SMTC supportRalf Baechle19-913/+18
2014-05-23MIPS: RM9000: Remove the now unused CPU_RM9000 definition.Ralf Baechle1-1/+1
2014-05-23MIPS: Ralink: Remove surviving RM9000 bits.Ralf Baechle1-1/+0
2014-05-23MIPS: Remove code protected by CONFIG_SYS_HAS_CPU_RM9000.Ralf Baechle1-3/+0
2014-05-23MIPS: MSP71xx: Remove checks for two macrosPaul Bolle1-4/+0
2014-05-23MIPS: Octeon: Remove checks for CONFIG_CAVIUM_GDBPaul Bolle1-1/+0
2014-05-23MIPS: Sort out mm_isBranchInstr.Ralf Baechle1-0/+18
2014-05-23MIPS: Disable MIPS16/microMIPS crap for platforms not supporting these ASEs.Ralf Baechle1-1/+8
2014-05-23MIPS: math-emu: Inline fpu_emulator_init_fpu()Ralf Baechle2-3/+20
2014-05-23MIPS: IP22: This platform may come with either MIPS III or MIPS IV CPUs.Ralf Baechle1-0/+4
2014-05-21MIPS: Change type of asid_cache to unsigned longRalf Baechle1-2/+2
2014-05-21MIPS: math-emu: Remove most ifdefery.Ralf Baechle1-0/+11
2014-05-21MIPS: branch: Make inclusion of <asm/branch.h> safe.Ralf Baechle1-0/+2
2014-05-21MIPS: branch: New helpers to modify branch delay slot flag in struct pt_regsRalf Baechle1-0/+10
2014-05-21MIPS: Move definition of __BITFIELD_FIELD to sharable header.Ralf Baechle3-18/+32
2014-05-14MIPS: Add new AUDIT_ARCH token for the N32 ABI on MIPS64Markos Chandras1-0/+2
2014-05-13MIPS: Wire up renameat2 syscall.Ralf Baechle1-3/+6
2014-05-13MIPS: inst.h: Rename BITFIELD_FIELD to __BITFIELD_FIELD.Ralf Baechle1-199/+199
2014-05-13MIPS: Remove file missed when removing rm9k support a while ago.Ralf Baechle1-56/+0
2014-05-13MIPS: DEC/SNI: O32 wrapper stack switching fixesMaciej W. Rozycki1-24/+24
2014-05-02MIPS: CPC: provide locking functionsPaul Burton1-0/+27
2014-05-02MIPS: CPC: provide functions to retrieve register addressesPaul Burton1-1/+6
2014-05-02MIPS: introduce cpu_coherent_maskPaul Burton1-0/+3
2014-05-02MIPS: allow GIC clockevent device config from other CPUsPaul Burton1-0/+1
2014-05-02MIPS: PM: Implement PM helper macrosJames Hogan1-0/+167
2014-05-02MIPS: traps: Add CPU PM callback for trap configurationJames Hogan1-4/+11
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.