aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/irq_cpu.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2015-06-21MIPS/IRQCHIP: Move irq_chip from arch/mips to drivers/irqchip.Ralf Baechle1-169/+0
2015-01-16MIPS: IRQ: Fix disable_irq on CPU IRQsFelix Fietkau1-0/+4
2014-11-24MIPS: Set vint handler when mapping CPU interruptsAndrew Bresticker1-0/+4
2014-11-24MIPS: Provide a generic plat_irq_dispatchAndrew Bresticker1-0/+18
2014-11-24MIPS: Rename mips_cpu_intc_init() -> mips_cpu_irq_of_init()Andrew Bresticker1-2/+2
2014-11-24MIPS: Always use IRQ domains for CPU IRQsAndrew Bresticker1-25/+11
2013-10-29MIPS: Panic messages should not end in \n.Ralf Baechle1-1/+1
2013-02-21Merge branch 'mips-next-3.9' of git://git.linux-mips.org/pub/scm/john/linux-john into mips-for-linux-nextRalf Baechle1-0/+42
2013-02-17MIPS: add irqdomain support for the CPU IRQ controllerGabor Juhos1-0/+42
2013-02-01MIPS: Whitespace cleanup.Ralf Baechle1-4/+4
2012-03-28Disintegrate asm/system.h for MIPSDavid Howells1-1/+0
2011-07-25MIPS: Install handlers for software IRQsKevin Cernekee1-8/+6
2011-03-29MIPS: Convert the irq functions to the new namesThomas Gleixner1-2/+2
2011-03-25MIPS: irq_cpu: Convert to new irq_chip functionsThomas Gleixner1-25/+21
2010-10-07MIPS: Add missing #inclusions of <linux/irq.h>David Howells1-0/+1
2009-03-30MIPS: Enable GENERIC_HARDIRQS_NO__DO_IRQ for all platformsRalf Baechle1-1/+2
2007-11-15[MIPS] irq_cpu: use handle_percpu_irq handler to avoid dropping interrupts.Ralf Baechle1-1/+1
2007-02-06[MIPS] use name instead of typename for each irq_chipAtsushi Nemoto1-2/+2
2007-02-06[MIPS] Define MIPS_CPU_IRQ_BASE in generic headerAtsushi Nemoto1-10/+7
2006-12-06[MIPS] Compile __do_IRQ() when really neededFranck Bui-Huu1-10/+0
2006-11-30[MIPS] use generic_handle_irq, handle_level_irq, handle_percpu_irqAtsushi Nemoto1-1/+4
2006-11-30[MIPS] IRQ cleanupsAtsushi Nemoto1-64/+13
2006-07-13[MIPS] Eleminate interrupt migration helper use.Ralf Baechle1-2/+2
2006-06-29[PATCH] genirq: rename desc->handler to desc->chipIngo Molnar1-2/+2
2005-10-29MT bulletproofing.Ralf Baechle1-12/+67
2005-10-29Inlining will result in back-to-back mtc0 mfc0 instructions. Break theRalf Baechle1-0/+2
2005-10-29Use an irq_enable_hazard hazard barrier in unmask_mips_irq. ThisRalf Baechle1-0/+2
2005-10-29Convert struct hw_interrupt_type initializations to ISO C99 namedRalf Baechle1-8/+7
2005-10-29Mask and ack CPU interrupts upon initialization. Keep the stateMaciej W. Rozycki1-1/+6
2005-04-16Linux-2.6.12-rc2Linus Torvalds1-0/+118