aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/pm-cps.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner1-5/+1
2018-03-09MIPS: pm-cps: Block system suspend when a JTAG probe is presentMatt Redfearn1-0/+31
2017-11-07Merge branch 'linus' into locking/core, to resolve conflictsIngo Molnar1-1/+1
2017-11-03Update MIPS email addressesPaul Burton1-1/+1
2017-10-25locking/atomics: COCCINELLE/treewide: Convert trivial ACCESS_ONCE() patterns to READ_ONCE()/WRITE_ONCE()Mark Rutland1-1/+1
2017-08-30MIPS: CPS: Have asm/mips-cps.h include CM & CPC headersPaul Burton1-2/+1
2017-08-30MIPS: Abstract CPU core & VP(E) ID access through accessor functionsPaul Burton1-3/+3
2017-08-30MIPS: CPC: Use BIT/GENMASK for register fields, order & drop shiftsPaul Burton1-1/+1
2017-08-29MIPS: CM: Use BIT/GENMASK for register fields, order & drop shiftsPaul Burton1-2/+2
2017-08-29MIPS: Declare various variables & functions staticPaul Burton1-1/+1
2017-06-30MIPS: pm-cps: Drop manual cache-line alignment of ready_countPaul Burton1-8/+1
2016-12-25cpu/hotplug: Cleanup state namesThomas Gleixner1-1/+1
2016-10-05MIPS: pm-cps: Generate idle state entry code when CPUs are onlinedPaul Burton1-26/+19
2016-10-04MIPS: pm-cps: Support CM3 changes to Coherence Enable RegisterMatt Redfearn1-13/+18
2016-10-04MIPS: pm-cps: Add MIPSr6 CPU supportMatt Redfearn1-4/+18
2016-10-04MIPS: pm-cps: Remove selection of sync typesMatt Redfearn1-19/+0
2016-10-04MIPS: pm-cps: Use MIPS standard completion barrierMatt Redfearn1-5/+5
2016-10-04MIPS: pm-cps: Use MIPS standard lightweight ordering barrierMatt Redfearn1-7/+5
2016-10-04MIPS: pm-cps: Update comments on barrier instructionsMatt Redfearn1-8/+8
2016-10-04MIPS: pm-cps: Change FSB workaround to CPU blacklistMatt Redfearn1-7/+2
2016-08-04tree-wide: replace config_enabled() with IS_ENABLED()Masahiro Yamada1-2/+2
2016-05-13MIPS: pm-cps: Avoid offset overflow on MIPSr6Markos Chandras1-4/+11
2016-04-03MIPS: Fix misspellings in comments.Adam Buchbinder1-1/+1
2015-08-26MIPS: Add cases for CPU_I6400Markos Chandras1-0/+2
2014-07-30MIPS: {pm,smp}-cps: use cpu_vpe_id macroPaul Burton1-1/+1
2014-07-30MIPS: pm-cps: Prevent use of mips_cps_* without CPS SMPPaul Burton1-0/+8
2014-06-16MIPS: pm-cps: convert smp_mb__*()Paul Burton1-2/+2
2014-05-28MIPS: pm-cps: add PM state entry code for CPS systemsPaul Burton1-0/+716