aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/include/asm/vmx.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2018-10-17KVM/x86: Use assembly instruction mnemonics instead of .byte streamsUros Bizjak1-13/+0
2018-08-22KVM: vmx: Add defines for SGX ENCLS exitingSean Christopherson1-0/+3
2018-08-05x86/speculation: Use ARCH_CAPABILITIES to skip L1D flush on vmentryPaolo Bonzini1-0/+1
2018-08-05Merge 4.18-rc7 into master to pick up the KVM dependcyThomas Gleixner1-0/+3
2018-07-13x86/l1tf: Handle EPT disabled state properThomas Gleixner1-0/+1
2018-07-13x86/litf: Introduce vmx status variableThomas Gleixner1-0/+9
2018-06-22kvm: vmx: Nested VM-entry prereqs for event inj.Marc Orr1-0/+3
2018-05-23KVM: nVMX: Restore the VMCS12 offsets for v4.0 fieldsJim Mattson1-0/+2
2018-03-20kvm/x86: fix icebp instruction handlingLinus Torvalds1-0/+1
2017-10-12KVM: VMX: rename RDSEED and RDRAND vmx ctrls to reflect exitingDavid Hildenbrand1-2/+2
2017-08-24KVM: MMU: Add 5 level EPT & Shadow page table support.Yu Zhang1-0/+2
2017-08-18KVM: VMX: cleanup EPTP definitionsDavid Hildenbrand1-5/+6
2017-08-07KVM: nVMX: Emulate EPTP switching for the L1 hypervisorBandan Das1-0/+6
2017-08-07KVM: vmx: Enable VMFUNCsBandan Das1-0/+3
2017-04-07KVM: nVMX: support RDRAND and RDSEED exitingPaolo Bonzini1-0/+2
2017-04-07kvm: nVMX: support EPT accessed/dirty bitsPaolo Bonzini1-0/+2
2017-01-27kvm: x86: mmu: Rename EPT_VIOLATION_READ/WRITE/INSTR constantsJunaid Shahid1-6/+6
2017-01-09kvm: x86: mmu: Lockless access tracking for Intel CPUs without EPT A bits.Junaid Shahid1-3/+6
2017-01-09kvm: x86: mmu: Do not use bit 63 for tracking special SPTEsJunaid Shahid1-2/+7
2017-01-09kvm: x86: mmu: Use symbolic constants for EPT Violation Exit QualificationsJunaid Shahid1-0/+16
2016-12-08KVM: nVMX: support restore of VMX capability MSRsDavid Matlack1-0/+31
2016-11-22KVM: VMX: clean up declaration of VPID/EPT invalidation typesJan Dakinevich1-1/+4
2016-11-02KVM: nVMX: support descriptor table exitsPaolo Bonzini1-0/+1
2016-07-23Revert "KVM: x86: add pcommit support"Dan Williams1-1/+0
2015-11-10KVM: VMX: Enable and initialize VMX TSC scalingHaozhong Zhang1-0/+3
2015-10-16KVM: nVMX: emulate the INVVPID instructionWanpeng Li1-0/+1
2015-10-01KVM: x86: add pcommit supportXiao Guangrong1-1/+1
2015-08-15x86/kvm: Rename VMX's segment access rights definesAndy Lutomirski1-23/+23
2015-07-23kvm/x86: add support for MONITOR_TRAP_FLAGMihai Donțu1-0/+1
2015-01-30KVM: VMX: Add PML support in VMXKai Huang1-0/+4
2014-12-05kvm: x86: handle XSAVES vmcs and vmexitWanpeng Li1-0/+2
2014-12-05kvm: x86: Add kvm_x86_ops hook that enables XSAVES for guestWanpeng Li1-0/+1
2014-06-19KVM: nVMX: Fix returned value of MSR_IA32_VMX_PROCBASED_CTLSJan Kiszka1-0/+3
2014-06-19KVM: x86: Fix constant value of VM_{EXIT_SAVE,ENTRY_LOAD}_DEBUG_CONTROLSJan Kiszka1-2/+2
2014-02-24KVM: x86: Intel MPX vmx and msr handleLiu, Jinsong1-0/+4
2013-12-12KVM: nVMX: Add support for activity state HLTJan Kiszka1-0/+1
2013-08-07nEPT: Nested INVEPTNadav Har'El1-0/+2
2013-04-22KVM: nVMX: Shadow-vmcs control fields/bitsAbel Gordon1-0/+3
2013-04-16KVM: VMX: Check the posted interrupt capabilityYang Zhang1-0/+4
2013-03-14KVM: nVMX: Add preemption timer supportJan Kiszka1-0/+3
2013-03-14KVM: nVMX: Provide EFER.LMA saving supportJan Kiszka1-0/+2
2013-03-13KVM: nVMX: Clean up and fix pin-based execution controlsJan Kiszka1-0/+2
2013-03-07KVM: nVMX: Fix content of MSR_IA32_VMX_ENTRY/EXIT_CTLSJan Kiszka1-0/+4
2013-02-24Merge tag 'kvm-3.9-1' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-3/+15
2013-02-05KVM: VMX: add missing exit names to VMX_EXIT_REASONS arrayGleb Natapov1-1/+6
2013-01-29x86, apicv: add virtual interrupt delivery supportYang Zhang1-0/+11
2013-01-29x86, apicv: add virtual x2apic supportYang Zhang1-0/+1
2013-01-29x86, apicv: add APICv register virtualization supportYang Zhang1-0/+2
2012-12-14UAPI: (Scripted) Disintegrate arch/x86/include/asmDavid Howells1-86/+3
2012-12-13KVM: Rename KVM_MEMORY_SLOTS -> KVM_USER_MEM_SLOTSAlex Williamson1-3/+3
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.