aboutsummaryrefslogtreecommitdiffstats
path: root/arch
AgeCommit message (Expand)AuthorFilesLines
2019-02-07arm64: KVM/mm: Move SEA handling behind a single 'claim' interfaceJames Morse5-21/+55
2019-02-07KVM: arm/arm64: Add kvm_ras.h to collect kvm specific RAS plumbingJames Morse5-8/+26
2019-02-07MIPS: Delete unused flush_cache_sigtramp()Paul Burton6-183/+0
2019-02-07xtensa: simplify trap_initMax Filippov1-3/+2
2019-02-07xtensa: drop unused definitionsMax Filippov2-11/+0
2019-02-07xtensa: fix get_wchanMax Filippov1-2/+2
2019-02-07xtensa: use generic spinlock/rwlock implementationMax Filippov4-194/+10
2019-02-07xtensa: provide xchg for sizes 1 and 2Max Filippov1-4/+32
2019-02-07xtensa: clean up arch/xtensa/kernel/time.cMax Filippov1-28/+25
2019-02-07xtensa: SMP: rework IPI processingMax Filippov1-15/+23
2019-02-07mips: cm: reprime error causeVladimir Kondratiev1-1/+1
2019-02-07mips: loongson64: remove unreachable(), fix loongson_poweroff().Yifeng Li1-1/+6
2019-02-07arm64: tegra: Update compatible for Tegra186 I2CSowjanya Komatineni1-9/+9
2019-02-07arm64: tegra: Update compatible for Tegra210 I2CSowjanya Komatineni1-6/+6
2019-02-07arm64: tegra: Support 200 MHz for SDMMC on Tegra194Sowjanya Komatineni1-0/+4
2019-02-07arm64: tegra: Add CQE Support for SDMMC4Sowjanya Komatineni2-0/+2
2019-02-07arm64: tegra: Add SDMMC auto-calibration settingsSowjanya Komatineni3-2/+91
2019-02-07arm64: tegra: Mark TCU as primary serial port on Tegra194 P2888Mikko Perttunen1-1/+1
2019-02-07arm64: tegra: Add nodes for TCU on Tegra194Mikko Perttunen1-3/+35
2019-02-07arm64: tegra: Enable DFLL clock on SmaugJoseph Lo1-0/+12
2019-02-07arm64: tegra: Add CPU power rail regulator on SmaugJoseph Lo1-0/+19
2019-02-07arm64: tegra: Enable DFLL clock on Jetson TX1Joseph Lo1-0/+21
2019-02-07arm64: tegra: Add pinmux for PWM-based DFLL support on P2597Joseph Lo1-0/+14
2019-02-07arm64: tegra: Add CPU clocks on Tegra210Joseph Lo1-0/+6
2019-02-07KVM: nVMX: unconditionally cancel preemption timer in free_nested (CVE-2019-7221)Peter Shier1-0/+1
2019-02-07arm64: tegra: Add DFLL clock on Tegra210Joseph Lo1-0/+19
2019-02-07KVM: x86: work around leak of uninitialized stack contents (CVE-2019-7222)Paolo Bonzini1-0/+7
2019-02-07ARM: dts: gta04: add gps supportAndreas Kemnade1-0/+14
2019-02-07ARM: dts: gta04: add ldo 3v3 regulatorAndreas Kemnade1-0/+8
2019-02-07ARM: dts: gta04: add pinctrl settings for wkup domainAndreas Kemnade1-0/+14
2019-02-07ARM: dts: omap3-gta04a5: Replace LXR reference with a local oneJonathan Neuschäfer1-1/+1
2019-02-07arm: mediatek: add MT7629 smp bring up codeRyder Lee3-0/+6
2019-02-07Revert "ARM: mediatek: add MT7623a smp bringup code"Ryder Lee2-3/+0
2019-02-07ARM: dts: sun8i: a83t: Enable PMIC power supplies on various boardsChen-Yu Tsai3-0/+20
2019-02-07ARM: dts: sun9i: cubieboard4: Enable GMACChen-Yu Tsai1-0/+21
2019-02-07ARM: dts: sun9i: a80-optimus: Enable GMACChen-Yu Tsai1-0/+21
2019-02-07ARM: dts: sun9i: Add A80 GMAC RGMII pinmux settingChen-Yu Tsai1-0/+13
2019-02-07ARM: dts: sun9i: Add A80 GMAC gigabit ethernet controller nodeChen-Yu Tsai1-0/+21
2019-02-07ARM: dts: sun9i: Add GMAC clock nodeChen-Yu Tsai1-0/+31
2019-02-07ARM: dts: sun9i: cubieboard4: Add GPIO pin-bank regulator suppliesChen-Yu Tsai1-3/+20
2019-02-07ARM: dts: sun9i: a80-optimus: Add GPIO pin-bank regulator suppliesChen-Yu Tsai1-3/+16
2019-02-07ARM: dts: sun9i: a80-optimus: Add node for AXP809's unused dc1sw regulatorChen-Yu Tsai1-0/+4
2019-02-07ARM: OMAP2+: fix lack of timer interrupts on CPU1 after hotplugRussell King1-12/+4
2019-02-07x86/PCI: Fixup RTIT_BAR of Intel Denverton Trace HubAlexander Shishkin1-0/+16
2019-02-07KVM: arm64: Forbid kprobing of the VHE world-switch codeJames Morse2-0/+10
2019-02-07arm: KVM: Add missing kvm_stage2_has_pmd() helperMarc Zyngier1-0/+5
2019-02-07arm/arm64: KVM: Don't panic on failure to properly reset system registersMarc Zyngier2-5/+7
2019-02-07arm/arm64: KVM: Allow a VCPU to fully reset itselfMarc Zyngier4-0/+69
2019-02-07KVM: arm/arm64: Reset the VCPU without preemption and vcpu state loadedChristoffer Dall1-2/+24
2019-02-07s390: add alignment hints to vector load and storeMartin Schwidefsky1-4/+4
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.