aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk (follow)
AgeCommit message (Expand)AuthorFilesLines
2016-09-14clk: mmp: add missing header dependenciesBaoyou Xie1-0/+1
2016-09-14Merge tag 'clk-renesas-for-v4.9-tag3' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers into clk-nextStephen Boyd3-2/+32
2016-09-14meson: clk: Use builtin_platform_driver to simplify the codeWei Yongjun1-5/+1
2016-09-14Merge tag 'sunxi-clk-for-4.9' of https://git.kernel.org/pub/scm/linux/kernel/git/mripard/linux into clk-nextStephen Boyd19-78/+3349
2016-09-14Merge tag 'clk-v4.9-samsung' of git://linuxtv.org/snawrocki/samsung into clk-nextStephen Boyd7-278/+419
2016-09-14Merge tag 'amlogic-dt64' of git://git.kernel.org/pub/scm/linux/kernel/git/khilman/linux-amlogic into next/lateArnd Bergmann2-1/+192
2016-09-12clk: renesas: r8a7796: Add CMT clocksBui Duc Phuc1-0/+4
2016-09-12clk: renesas: r8a7795: Add CMT clocksBui Duc Phuc1-0/+4
2016-09-12clk: renesas: r8a7796: Add RAVB clockLaurent Pinchart1-0/+1
2016-09-10clk: sunxi-ng: Add hardware dependencyJean Delvare1-0/+1
2016-09-10clk: sunxi-ng: Add A23 CCUMaxime Ripard3-0/+750
2016-09-10clk: sunxi-ng: Add A33 CCU supportMaxime Ripard4-0/+856
2016-09-10clk: sunxi-ng: Add N-class clocks supportMaxime Ripard4-0/+173
2016-09-10clk: sunxi-ng: mux: Add mux table macroMaxime Ripard1-13/+13
2016-09-10clk: sunxi-ng: div: Allow to set a maximumMaxime Ripard5-33/+55
2016-09-10clk: sunxi-ng: div: Add kerneldoc for the _ccu_div structureMaxime Ripard1-0/+14
2016-09-10clk: sunxi-ng: div: Add mux table macrosMaxime Ripard1-7/+21
2016-09-09clk: rk808: Pass the right pointer as the get_hw contextTomeu Vizoso1-1/+1
2016-09-09clk: samsung: Add support for EPLL on exynos5410Sylwester Nawrocki3-2/+131
2016-09-09clk: samsung: clk-exynos-audss: Whitespace and debug trace cleanupSylwester Nawrocki1-7/+4
2016-09-09clk: samsung: clk-exynos-audss: Add exynos5410 compatibleSylwester Nawrocki1-0/+9
2016-09-09clk: samsung: clk-exynos-audss: controller variant handling reworkSylwester Nawrocki1-27/+37
2016-09-09clk: samsung: Use common registration function for pll2550xSylwester Nawrocki3-49/+13
2016-09-09clk: samsung: exynos5410: Expose the peripheral DMA gate clocksSylwester Nawrocki1-0/+2
2016-09-09clk: samsung: exynos5420: Add clocks for CMU_CDREX domainChanwoo Choi1-0/+37
2016-09-09clk: samsung: exynos5410: Use samsung_cmu_register_one() to simplify codeChanwoo Choi1-20/+13
2016-09-09clk: samsung: exynos5260: Move struct samsung_cmu_info to init sectionChanwoo Choi1-175/+175
2016-09-08Merge branch 'clk-fixes' into clk-nextStephen Boyd4-14/+14
2016-09-08Merge tag 'sunxi-clk-fixes-for-4.8' of https://git.kernel.org/pub/scm/linux/kernel/git/mripard/linux into clk-fixesStephen Boyd4-14/+14
2016-09-07clk: bcm2835: Skip PLLC clocks when deciding on a new clock parentEric Anholt1-0/+23
2016-09-07clk: bcm2835: Mark the CM SDRAM clock's parent as criticalEric Anholt1-0/+25
2016-09-07clk: bcm2835: Mark GPIO clocks enabled at boot as criticalEric Anholt1-1/+9
2016-09-07clk: bcm2835: Mark the VPU clock as criticalEric Anholt1-1/+4
2016-09-06Merge tag 'v4.9-rockchip-clk1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into clk-nextStephen Boyd7-20/+248
2016-09-05clk: renesas: r8a7796: Add THS/TSC clockKhiem Nguyen1-0/+1
2016-09-05clk: renesas: rz: Select EXTAL vs USB clockChris Brandt1-2/+22
2016-09-04clk: rockchip: use the dclk_vop_frac clock ids on rk3399Yakir Yang1-2/+2
2016-09-04clk: rockchip: drop CLK_SET_RATE_PARENT from rk3399 fractional dividersDouglas Anderson1-13/+13
2016-09-04clk: rockchip: add 2016M to big cpu clk rate table on rk3399Shunqian Zheng1-0/+1
2016-09-04clk: rockchip: add rk3399 ddr clock supportLin Huang1-0/+19
2016-09-02Merge branch 'clk-meson-gxbb' into clk-nextMichael Turquette6-119/+503
2016-09-02clk: meson-gxbb: Export PWM related clocks for DTNeil Armstrong1-3/+3
2016-09-01meson: clk: Add support for clock gatesAlexander Müller2-0/+254
2016-09-01gxbb: clk: Adjust MESON_GATE macro to be shared with meson8bAlexander Müller2-85/+85
2016-09-01clk: meson: Copy meson8b CLKID defines to private header fileAlexander Müller2-1/+107
2016-09-01meson: clk: Rename register names according to Amlogic datasheetAlexander Müller2-19/+18
2016-09-01meson: clk: Move register definitions to meson8b.hAlexander Müller2-16/+41
2016-09-01clk: meson: Rename meson8b-clkc.c to reflect gxbb naming conventionAlexander Müller2-1/+1
2016-09-01Merge remote-tracking branch 'clk/clk-meson-gxbb-ao' into clk-meson-gxbbMichael Turquette2-1/+192
2016-09-01clk: rockchip: add new clock-type for the ddrclkLin Huang4-0/+197