aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/clk (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-08-02Merge tag 'sunxi-clk-fixes-for-4.13' of https://git.kernel.org/pub/scm/linux/kernel/git/sunxi/linux into clk-fixesStephen Boyd1-1/+1
2017-08-02Merge tag 'meson-clk-fixes-for-4.13-rc4-v2' of git://github.com/baylibre/clk-meson into clk-fixesStephen Boyd4-0/+18
2017-08-01clk: meson: mpll: fix mpll0 fractional part ignoredJerome Brunet4-0/+18
2017-08-01clk: sunxi-ng: Wait for lock when using fractional modeJernej Škrabec4-4/+8
2017-08-01clk: sunxi-ng: Make fractional helper less chattyJernej Škrabec1-5/+5
2017-08-01clk: sunxi-ng: multiplier: Fix fractional modeJernej Škrabec1-2/+5
2017-08-01clk: sunxi-ng: Fix fractional mode for N-M clocksJernej Škrabec1-2/+14
2017-07-31clk: samsung: exynos5420: The EPLL rate table correctionsSylwester Nawrocki1-8/+8
2017-07-27clk: sunxi-ng: Fix header guard of ccu-sun8i-r.hMatthias Kaehlcke1-1/+1
2017-07-24clk: sunxi-ng: sun5i: Add clk_set_rate_parent to the CPU clockMaxime Ripard1-1/+1
2017-07-21clk: Convert to using %pOF instead of full_nameRob Herring25-80/+61
2017-07-21clk: qoriq: add pll clock to clock lookup tableYuantian Tang1-0/+7
2017-07-21clk: qoriq: add clock configuration for ls1088a socYuantian Tang1-0/+12
2017-07-19clk: renesas: rcar-gen3-cpg: Refactor checks for accessing the div tableWolfram Sang1-26/+20
2017-07-19clk: renesas: rcar-gen3-cpg: Drop superfluous variableWolfram Sang1-2/+1
2017-07-18Merge branch 'clk-fixes' into clk-nextStephen Boyd2-0/+21
2017-07-18clk: x86: Do not gate clocks enabled by the firmwareCarlo Caione1-0/+7
2017-07-17clk: mmp: Drop unnecessary staticJulia Lawall1-1/+1
2017-07-17clk: moxart: remove unnecessary staticsGustavo A. R. Silva1-2/+2
2017-07-17clk: qcom: clk-smd-rpm: Fix the reported rate of branchesGeorgi Djakov1-2/+0
2017-07-17clk: mediatek: fixed static checker warning in clk_cpumux_get_parent callSean Wang1-4/+0
2017-07-17clk: gemini: Fix reset regressionLinus Walleij1-0/+14
2017-07-17clk: vc5: Add support for IDT VersaClock 5P49V5925Vladimir Barinov1-0/+11
2017-07-17clk: vc5: Add support for IDT VersaClock 5P49V6901Marek Vasut2-3/+14
2017-07-17clk: vc5: Add support for the input frequency doublerMarek Vasut1-1/+77
2017-07-17clk: vc5: Split clock input mux and predividerMarek Vasut1-12/+34
2017-07-17clk: vc5: Configure the output buffer input mux on prepareMarek Vasut1-0/+19
2017-07-17clk: vc5: Do not warn about disabled output buffer input muxesMarek Vasut1-0/+3
2017-07-17clk: vc5: Fix trivial typoMarek Vasut1-1/+1
2017-07-17clk: vc5: Prevent division by zero on unconfigured outputsMarek Vasut1-0/+4
2017-07-17clk: axs10x: introduce AXS10X pll driverEugeniy Paltsev2-0/+347
2017-07-17clk: renesas: Allow compile-testing of all (sub)driversGeert Uytterhoeven1-19/+19
2017-07-17clk: renesas: r8a7792: Add IMR-LX3/LSX3 clocksGeert Uytterhoeven1-0/+7
2017-07-17clk: renesas: div6: Document fields used for parent selectionGeert Uytterhoeven1-0/+3
2017-07-15Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds5-0/+115
2017-07-11clk: boston: Add a driver for MIPS Boston board clocksPaul Burton5-0/+115
2017-06-29clk: gemini: Read status before using the valueJoel Stanley1-0/+1
2017-06-29clk: scpi: error when clock fails to registerJerome Brunet1-3/+5
2017-06-29clk: at91: Add sama5d2 suspend/resumeAlexandre Belloni4-1/+140
2017-06-22clk: keystone: TI_SCI_PROTOCOL is needed for clk driverArnd Bergmann1-1/+2
2017-06-22clk: samsung: audss: Fix silent hang on Exynos4412 due to disabled EPLLKrzysztof Kozlowski1-0/+1
2017-06-21clk: uniphier: provide NAND controller clock rateMasahiro Yamada1-4/+11
2017-06-21clk: hisilicon: add usb2 clocks for hi3798cv200 SoCJiancheng Xue1-0/+21
2017-06-21clk: Add Gemini SoC clock controllerLinus Walleij3-0/+464
2017-06-21clk: iproc: Remove __init marking on iproc_pll_clk_setup()Stephen Boyd1-6/+6
2017-06-19clk: bcm: Add clocks for Stingray SOCSandeep Tripathy3-0/+336
2017-06-19clk: mediatek: export cpu multiplexer clock for MT8173 SoCsSean Wang1-0/+23
2017-06-19clk: mediatek: export cpu multiplexer clock for MT2701/MT7623 SoCsSean Wang1-0/+8
2017-06-19clk: mediatek: add missing cpu mux causing Mediatek cpufreq can't workSean Wang3-1/+151
2017-06-19clk: renesas: cpg-mssr: Use of_device_get_match_data() helperGeert Uytterhoeven1-1/+1