aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/amdgpu (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-06-21drm/amdgpu/psp: convert ucode id to psp ucode idJack Xiao1-0/+6
2019-06-21drm/amdgpu: add corresponding vcn ram ucode idJack Xiao1-0/+2
2019-06-21drm/amdgpu/psp: add new VCN RAM ucode id to pspJack Xiao1-0/+2
2019-06-21drm/amdgpu: enable VCN2.0 DPG modeLeo Liu1-1/+2
2019-06-21drm/amdgpu/VCN2.0: add DPG pause modeLeo Liu1-0/+70
2019-06-21drm/amdgpu/VCN2.0: add DPG mode start and stop (v2)Leo Liu1-3/+296
2019-06-21drm/amdgpu/VCN2.0: add direct SRAM read and writeLeo Liu1-0/+48
2019-06-21drm/amdgpu/VCN2.0 remove unused Macro and declarationLeo Liu1-2/+0
2019-06-21drm/amd/powerplay: fix deadlock issue for smu_force_performance_levelKevin Wang1-9/+0
2019-06-21drm/amd: the data retured from PRT is expected to be 0Jack Xiao2-1/+4
2019-06-21drm/amdgpu/gfx10: update gfx golden settingstiancyin1-2/+4
2019-06-21drm/amd/powerplay: remove smu callback funciton get_mclk(get_sclk)Kevin Wang1-6/+24
2019-06-21drm/amdgpu: correct reference clock value on navi10Tao Zhou1-1/+1
2019-06-21drm/amd/powerplay: add function force_clk_levels for navi10Kevin Wang1-8/+8
2019-06-21drm/amd/powerplay: add function print_clk_levels for navi10Kevin Wang1-12/+12
2019-06-21drm/amdgpu/gfx10: require to pin/unpin CSIB BO when suspend/resumeJack Xiao1-0/+38
2019-06-21drm/amdgpu/gfx10: remove unnecessary waiting on gfx inactiveJack Xiao1-30/+5
2019-06-21drm/amdgpu: RLC must be disabled after SMU when S3 on naviJack Xiao1-3/+1
2019-06-21drm/amdgpu/VCN2.0: remove powergating for UVDW tileLeo Liu2-11/+8
2019-06-21drm/amdgpu/gfx10: fix unbalanced MAP/UNMAP_QUEUES when async_gfx_ring is disabledXiaojie Yuan1-3/+7
2019-06-21drm/amdgpu/gfx10: drop redundant se/sh selectionXiaojie Yuan1-1/+0
2019-06-21drm/amdgpu/mes10.1: enable mes FW backdoor loadingJack Xiao1-0/+36
2019-06-21drm/amdgpu/mes10.1: implement mes enablement functionJack Xiao1-0/+33
2019-06-21drm/amdgpu/mes10.1: implement MES firmware backdoor loadingJack Xiao1-0/+67
2019-06-21drm/amdgpu/mes10.1: implement ucode buffers destructionJack Xiao1-0/+11
2019-06-21drm/amdgpu/mes10.1: upload mes data ucode to gpu bufferJack Xiao1-0/+32
2019-06-21drm/amdgpu/mes10.1: upload mes ucode to gpu bufferJack Xiao1-0/+34
2019-06-21drm/amdgpu/mes10.1: implement ucode CPU buffer destructionJack Xiao1-0/+6
2019-06-21drm/amdgpu/mes10.1: load mes firmware file to CPU bufferJack Xiao1-0/+43
2019-06-21drm/amdgpu/mes10.1: add mes firmware info fieldsJack Xiao1-0/+16
2019-06-21drm/amdgpu/ucode: add mes firmware file supportJack Xiao1-0/+15
2019-06-21drm/amdgpu/ucode: add the definitions of MES ucode and ucode dataJack Xiao1-0/+2
2019-06-21drm/amdgpu/sdma5: incorrect variable type for gpu addressJack Xiao1-1/+2
2019-06-21drm/amdgpu/sdma5: fix a sdma potential hang in VK_Examples testtiancyin1-1/+2
2019-06-21drm/amdgpu/nv: set vcn pg flagJack Xiao1-1/+1
2019-06-21drm/amdgpu: enable vcn dpm scheme for naviJack Xiao1-2/+2
2019-06-21drm/amdgpu/vcn2: don't access register when power gatedJack Xiao1-1/+2
2019-06-21drm/amdgpu/vcn2: notify SMU power up/down VCNJack Xiao1-0/+7
2019-06-21drm/amdgpu/gfx10: fix issues for suspend/resumeJack Xiao1-5/+30
2019-06-21drm/amd/powerplay: set dpm_enabled flag but don't enable vcn dpmHuang Rui1-2/+2
2019-06-21drm/amdgpu/gfx10: fix resume failure when enabling async gfx ringXiaojie Yuan1-12/+14
2019-06-21drm/amdgpu: disable some gfx light sleepTianci Yin1-4/+0
2019-06-21drm/amdgpu/gfx10: update gfx golden settingsTianci Yin1-0/+3
2019-06-21drm/amdgpu: enable sw smu driver for navi10 by defaultHawking Zhang1-1/+3
2019-06-21drm/amd: add gfxoff support on navi10Kenneth Feng3-5/+26
2019-06-21drm/amd/powerplay: implement smc firmware v2.1 for smu11Kevin Wang1-0/+13
2019-06-21drm/amdgpu: bump smc firmware header version to v2 (v2)Huang Rui2-0/+16
2019-06-21drm/amdgpu: add to set navi ip blocksHuang Rui1-0/+8
2019-06-21drm/amdgpu: add Navi10 pci idsAlex Deucher1-0/+6
2019-06-21drm/amdkfd: Add navi10 support to amdkfd. (v3)Philip Cox1-0/+8
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.