aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_device_info.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-11-02drm/i915: Add struct to hold IP versionJosé Roberto de Souza1-4/+8
2021-10-04drm/i915/pxp: define PXP device flag and kconfigDaniele Ceraolo Spurio1-0/+1
2021-08-12Merge tag 'drm-intel-next-2021-08-10-1' of git://anongit.freedesktop.org/drm/drm-intel into drm-nextDave Airlie1-6/+2
2021-08-05drm/i915/xehp: handle new steering optionsDaniele Ceraolo Spurio1-0/+1
2021-07-30drm/i915: finish removal of CNLLucas De Marchi1-2/+0
2021-07-30drm/i915: replace random CNL commentsLucas De Marchi1-1/+1
2021-07-24drm/i915/xehp: Extra media engines - Part 1 (engine definitions)John Harrison1-1/+2
2021-07-22drm/i915: Fork DG1 interrupt handlerPaulo Zanoni1-1/+0
2021-07-22Merge branch 'topic/xehp-dg2-definitions-2021-07-21' into drm-intel-nextMatt Roper1-0/+6
2021-07-22drm/i915/dg2: add DG2 platform infoMatt Roper1-0/+5
2021-07-22drm/i915/xehpsdv: add initial XeHP SDV definitionsLucas De Marchi1-0/+1
2021-07-22drm/i915: Add release id versionLucas De Marchi1-0/+2
2021-07-09drm/i915: Add release id versionLucas De Marchi1-0/+2
2021-07-08drm/i915: Handle cdclk crawling flag in standard mannerMatt Roper1-2/+1
2021-06-09drm/i915/adl_p: CDCLK crawl support for ADLStanislav Lisovskiy1-0/+2
2021-05-19drm/i915/dmc: s/HAS_CSR/HAS_DMCAnusha Srivatsa1-1/+1
2021-05-07drm/i915/adl_p: ADL_P device info enablingClinton Taylor1-0/+1
2021-04-21drm/i915: Store dbuf slice mask in device infoVille Syrjälä1-1/+1
2021-04-21drm/i915: Collect dbuf device info into a sub-structVille Syrjälä1-2/+4
2021-04-14drm/i915: finish removal of gen from intel_device_infoLucas De Marchi1-1/+0
2021-04-14drm/i915: finish removal of gen_maskLucas De Marchi1-2/+0
2021-04-14drm/i915: add macros for graphics and media versionsLucas De Marchi1-0/+3
2021-04-14drm/i915: rename display.version to display.verLucas De Marchi1-1/+1
2021-04-08Merge tag 'drm-intel-next-2021-04-01' of git://anongit.freedesktop.org/drm/drm-intel into drm-nextDave Airlie1-0/+6
2021-03-29drm/i915: rename i915_rev_steppings->intel_step_infoJani Nikula1-1/+1
2021-03-29drm/i915: add new helpers for accessing stepping infoJani Nikula1-0/+4
2021-03-24drm/i915: Decrease number of subplatform bitsTvrtko Ursulin1-1/+2
2021-03-23drm/i915: Add DISPLAY_VER() and related macrosMatt Roper1-0/+2
2021-02-12drm/i915: FPGA_DBG is display-specificMatt Roper1-1/+1
2021-01-20drm/i915/adl_s: Add ADL-S platform info and PCI idsCaz Yokoyama1-0/+1
2021-01-08drm/i915/gt: Only disable preemption on gen8 render enginesChris Wilson1-1/+0
2020-12-23drm/i915/gt: Consolidate the CS timestamp clocksChris Wilson1-3/+0
2020-10-14drm/i915/jsl: Split EHL/JSL platform info and PCI idsTejas Upadhyay1-0/+1
2020-08-17drm/i915/rkl: Handle HTIMatt Roper1-0/+1
2020-07-14drm/i915/dg1: add initial DG-1 definitionsAbdiel Janulgue1-0/+1
2020-07-14drm/i915: Add has_master_unit_irq flagStuart Summers1-0/+1
2020-07-08drm/i915/sseu: Move sseu_info under gt_infoVenkata Sandeep Dhanalakota1-3/+0
2020-07-08drm/i915/sseu: Move sseu detection and dump to intel_sseuDaniele Ceraolo Spurio1-2/+0
2020-07-08drm/i915: Move the engine mask to intel_gt_infoDaniele Ceraolo Spurio1-6/+1
2020-07-08drm/i915: Move engine-related mmio init to engines_init_mmioDaniele Ceraolo Spurio1-2/+0
2020-06-09drm/i915/rkl: RKL uses ABOX0 for pixel transfersMatt Roper1-0/+2
2020-06-04drm/i915/rkl: Disable PSR2José Roberto de Souza1-0/+1
2020-06-02drm/i915: Identify Cometlake platformChris Wilson1-0/+1
2020-05-19drm/i915/rkl: Add RKL platform info and PCI idsMatt Roper1-0/+1
2020-05-14drm/i915: Store CS timestamp frequency in HzVille Syrjälä1-1/+1
2020-04-18drm/i915: Refactor setting dma info to a common helperMichael J. Ruhl1-0/+2
2020-04-03drm/i915: Store cpu_transcoder_mask in device infoVille Syrjälä1-0/+1
2020-02-19drm/i915: Read rawclk_freq earlierChris Wilson1-0/+2
2020-02-16drm/i915: Track hw reported context runtimeTvrtko Ursulin1-0/+1
2020-02-05drm/i915: Manipulate DBuf slices properlyStanislav Lisovskiy1-0/+1
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.