aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_dp.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2018-06-14drm/i915/dp: Add support for HBR3 and TPS4 during link trainingManasi Navare1-3/+14
2018-06-14drm/i915/icl: Add allowed DP rates for IcelakeManasi Navare1-2/+16
2018-06-14drm/i915: Turn off g4x DP port in .post_disable()Ville Syrjälä1-16/+8
2018-06-14drm/i915: Disallow interlaced modes on g4x DP outputsVille Syrjälä1-2/+2
2018-06-13drm/i915: Allow DBLSCAN user modes with eDP/LVDS/DSIVille Syrjälä1-0/+6
2018-06-12drm/i915/icl: DP_AUX_E is valid on ICL+James Ausmus1-0/+7
2018-05-24drm/i915/psr: Check for SET_POWER_CAPABLE bit at PSR init time.Dhinakaran Pandiyan1-2/+6
2018-05-23drm/i915: Allow eDP on port C in theoryVille Syrjälä1-2/+12
2018-05-23drm/i915: Clean up DP pipe select bitsVille Syrjälä1-49/+64
2018-05-22Revert "drm/i915/edp: Allow alternate fixed mode for eDP if available."Jani Nikula1-33/+5
2018-05-18drm/i915: Rename the remaining gen4 references to g4x in the DP codeVille Syrjälä1-5/+5
2018-05-18drm/i915: Rename SNB/IVB CPU eDP signal level funcsVille Syrjälä1-6/+6
2018-05-18drm/i915: Check for IVB instead of gen7 when we think about IVB CPU eDPVille Syrjälä1-7/+7
2018-05-18drm/i915: Use the same vswing->max_preemph mapping on HSW/BDW as on SKL+Ville Syrjälä1-26/+4
2018-05-18drm/i915: Use intel_ddi_dp_voltage_max() for HSW/BDW tooVille Syrjälä1-4/+4
2018-05-16drm/i915/dp: fix spelling mistakes: "seqeuncer" and "seqeuencer"Colin Ian King1-6/+6
2018-05-03drm/i915: Adjust eDP's logical vco in a reliable place.Rodrigo Vivi1-20/+0
2018-04-26drm/i915/dp: fix compliance test adjustmentsJani Nikula1-26/+38
2018-04-26drm/i915/dp: abstract link config selectionJani Nikula1-31/+50
2018-04-26drm/i915/dp: group link config limits in a structJani Nikula1-24/+33
2018-04-26drm/i915/dp: move eDP VBT bpp clamping code to intel_dp_compute_bpp()Jani Nikula1-11/+13
2018-04-26drm/i915/dp: abstract dp link config computation from the restJani Nikula1-73/+88
2018-04-26drm/i915/dp: move link_bw and rate_select debugging where usedJani Nikula1-7/+2
2018-04-26drm/i915/dp: remove stale comment about bw constantsJani Nikula1-1/+0
2018-03-16drm/i915: Kill the remaining CHV HBR2 leftoversVille Syrjälä1-16/+4
2018-03-09drm/i915: Remove unused DP_LINK_CHECK_TIMEOUTLyude Paul1-1/+0
2018-03-06drm/i915: Track whether the DP link is trained or notVille Syrjälä1-3/+7
2018-03-06drm/i915: Move SST DP link retraining into the ->post_hotplug() hookVille Syrjälä1-83/+114
2018-03-06drm/i915: Reinitialize sink scrambling/TMDS clock ratio on HPDVille Syrjälä1-0/+1
2018-03-02drm/i915: Deduplicate the code to fill the aux message headerVille Syrjälä1-12/+20
2018-03-02drm/i915: Keep the AKSV details in intel_dp_hdcp_write_an_aksv()Ville Syrjälä1-29/+13
2018-03-02drm/i915: s/intel_dp_aux_ch/intel_dp_aux_xfer/Ville Syrjälä1-9/+9
2018-03-01Merge drm-next into drm-intel-next-queued (this time for real)Joonas Lahtinen1-7/+270
2018-03-01drm/i915/dp: Add HBR3 rate (8.1 Gbps) to dp_rates arrayManasi Navare1-1/+1
2018-03-01Merge tag 'drm-intel-next-2018-02-21' of git://anongit.freedesktop.org/drm/drm-intel into drm-nextDave Airlie1-3/+3
2018-02-28drm/i915/dp: move link rate arrays where they're usedJani Nikula1-17/+27
2018-02-28drm/i915: Consult aux_ch instead of port in ->get_aux_clock_divider()Ville Syrjälä1-8/+5
2018-02-28drm/i915: Enable VBT based BL control for DPMustamin B Mustaffa1-7/+3
2018-02-27drm/i915/dp: Move comment about hw timeout to the right place.Dhinakaran Pandiyan1-3/+3
2018-02-27drm/i915/dp: Remove redundant sleep after AUX transaction length check.Dhinakaran Pandiyan1-8/+0
2018-02-27drm/i915/psr: Extract PSR DPCD initialization and move it to intel_psr.cDhinakaran Pandiyan1-63/+1
2018-02-27drm/i915/dp: Fix the order of platforms for setting DP source ratesManasi Navare1-4/+4
2018-02-23drm/i915: Collect aux ch vfunc setup into intel_dp_aux_init()Ville Syrjälä1-29/+24
2018-02-23drm/i915: Nuke aux regs from intel_dpVille Syrjälä1-43/+42
2018-02-23drm/i915: Add enum aux_ch and clean up the aux init to use itVille Syrjälä1-121/+115
2018-02-23drm/i915: Use the correct power domain for aux chVille Syrjälä1-5/+1
2018-02-16Merge tag 'topic/hdcp-2018-02-13' of git://anongit.freedesktop.org/drm/drm-misc into drm-nextDave Airlie1-7/+270
2018-02-12drm/i915: Fix incorrect commentDavid Weinehall1-1/+1
2018-02-09drm/i915: Use INTEL_GEN everywhereTvrtko Ursulin1-2/+2
2018-02-05drm/i915: Detect panel's hdcp capabilityRamalingam C1-4/+35
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.