aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_dp_link_training.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-07-19drm/i915: Explicit the connector name for DP link training resultPaul Kocialkowski1-2/+6
2017-04-13drm/i915: Implement Link Rate fallback on Link training failureManasi Navare1-2/+20
2017-04-06drm/i915/dp: generate and cache sink rate array for all DP, not just eDP 1.4Jani Nikula1-1/+2
2016-09-26drm/i915/skl: drop workarounds for A0 and B0 revisionsJani Nikula1-3/+0
2016-09-09drm/i915: Make DP link training channel equalization DP 1.2 Spec compliantNavare, Manasi D1-36/+21
2016-09-09drm/dp/i915: Make clock recovery in the link training compliant with DP Spec 1.2Dhinakaran Pandiyan1-32/+28
2016-09-09drm/i915/dp: Move max. vswing check to it's own functionDhinakaran Pandiyan1-4/+13
2016-08-24drm/i915/dp: Dump DP link status when link training stages failPandiyan, Dhinakaran1-0/+11
2016-06-20drm/i915: Revert DisplayPort fast link training featureMika Kahola1-24/+2
2016-02-05drm/i915/dp: reduce missing TPS3 support errors to debug loggingJani Nikula1-6/+14
2016-02-05drm/i915/dp: abstract training pattern selectionJani Nikula1-7/+18
2015-11-05drm/i915: Make intel_dp_source_supports_hbr2() take an intel_dp pointerAnder Conselvan de Oliveira1-3/+1
2015-11-05drm/i915: Create intel_dp->prepare_link_retrain() hookAnder Conselvan de Oliveira1-4/+2
2015-11-05drm/i915: Move generic link training code to a separate fileAnder Conselvan de Oliveira1-0/+327
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.