aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_lrc.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-01-23drm/i915: Remove BXT incoherent seqno write workaroundChris Wilson1-17/+0
2017-01-23drm/i915: Remove disable_lite_restore_waChris Wilson1-10/+1
2017-01-23drm/i915: Assert that the context-switch completion matches our contextChris Wilson1-0/+5
2017-01-19drm/i915: Remove i915_vma_create from VMA APIChris Wilson1-2/+2
2017-01-12drm/i915: Invalidate the guc ggtt TLB upon insertionChris Wilson1-6/+0
2017-01-12drm/i915: Remove WaDisableLSQCROPERFforOCL KBL workaround.Francisco Jerez1-10/+0
2017-01-12drm/i915: check ppgtt validity when init reg stateZhenyu Wang1-8/+1
2017-01-10drm/i915: Replace 4096 with PAGE_SIZE or I915_GTT_PAGE_SIZEChris Wilson1-2/+3
2017-01-06drm/i915: Simplify testing for am-I-the-kernel-context?Chris Wilson1-1/+1
2017-01-05drm/i915/execlists: Reorder execlists register enablingChris Wilson1-14/+4
2017-01-05drm/i915: Assert that we do create the deferred contextChris Wilson1-0/+1
2016-12-31drm/i915: Complete kerneldoc for struct i915_gem_contextChris Wilson1-1/+1
2016-12-24drm/i915: re-use computed offset bias for context pinDaniele Ceraolo Spurio1-1/+3
2016-12-24drm/i915: request ring to be pinned above GUC_WOPCM_TOPDaniele Ceraolo Spurio1-1/+1
2016-12-18drm/i915: Swap if(enable_execlists) in i915_gem_request_alloc for a vfuncChris Wilson1-1/+3
2016-12-18drm/i915/execlists: Request the kernel context be pinned highChris Wilson1-2/+6
2016-12-18drm/i915: Unify active context tracking between legacy/execlists/gucChris Wilson1-41/+21
2016-12-18drm/i915: Move intel_lrc_context_pin() to avoid the forward declarationChris Wilson1-67/+65
2016-12-16drm/i915: Fix use after free in logical_render_ring_initTvrtko Ursulin1-6/+1
2016-12-05drm/i915/execlists: Use list_safe_reset_next() instead of opencodingChris Wilson1-1/+1
2016-12-01drm/i915: Make GEM object create and create from data take dev_privTvrtko Ursulin1-2/+2
2016-11-29Revert "drm/i915/execlists: Use a local lock for dfs_link access"Chris Wilson1-5/+2
2016-11-17drm/i915: fix the dequeue logic for single_port_submission contextMin He1-1/+2
2016-11-16drm/i915/execlists: Use a local lock for dfs_link accessChris Wilson1-2/+5
2016-11-14drm/i915/scheduler: Execute requests in order of prioritiesChris Wilson1-8/+143
2016-11-14drm/i915: Remove engine->execlist_lockChris Wilson1-4/+3
2016-11-14drm/i915: Defer transfer onto execution timeline to actual hw submissionChris Wilson1-9/+14
2016-11-07drm/i915: Make sure engines are idle during GPU idling in LR modeImre Deak1-0/+22
2016-10-28drm/i915: Defer breadcrumb emissionChris Wilson1-78/+42
2016-10-28drm/i915: Record space required for breadcrumb emissionChris Wilson1-0/+6
2016-10-28drm/i915: Rename ->emit_request to ->emit_breadcrumbChris Wilson1-5/+5
2016-10-28drm/i915: Introduce a global_seqno for each requestChris Wilson1-2/+2
2016-10-28drm/i915: Refactor object page APIChris Wilson1-3/+3
2016-10-28drm/i915: Reuse the active golden render state batchChris Wilson1-1/+1
2016-10-14drm/i915: Allocate intel_engine_cs structure only for the enabled enginesAkash Goel1-5/+6
2016-10-07drm/i915/guc: Unwind GuC workqueue reservation if request construction failsChris Wilson1-7/+10
2016-10-07drm/i915: Reset the breadcrumbs IRQ more carefullyChris Wilson1-1/+1
2016-10-05drm/i915/execlists: Move clearing submission count from reset to initChris Wilson1-4/+5
2016-10-05drm/i915/execlists: Reinitialise context image after GPU hangChris Wilson1-41/+62
2016-10-05drm/i915: Share the computation of ring size for RING_CTL registerChris Wilson1-1/+1
2016-09-26drm/i915/skl: drop workarounds for E0 revisionJani Nikula1-3/+2
2016-09-26drm/i915/skl: drop workarounds for D0 revisionJani Nikula1-6/+4
2016-09-26drm/i915/skl: drop workarounds for A0 and B0 revisionsJani Nikula1-5/+3
2016-09-21drm/i915/execlists: Reset RING registers upon resumeChris Wilson1-19/+31
2016-09-15drm/i915/guc: general tidying up (submission)Dave Gordon1-1/+1
2016-09-09drm/i915: Drive request submission through fence callbacksChris Wilson1-2/+3
2016-09-09drm/i915: Update reset path to fix incomplete requestsChris Wilson1-5/+44
2016-09-09drm/i915: Simplify ELSP queue request trackingChris Wilson1-234/+168
2016-09-09drm/i915: Reorder submitting the requests to ELSPChris Wilson1-38/+38
2016-09-09drm/i915: Compute the ELSP register location onceChris Wilson1-9/+7
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.