aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_pm.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-04-30drm/i915: do not mix workaround with normal flowLucas De Marchi1-4/+6
2019-04-30drm/i915: reorder if chain to have last gen firstLucas De Marchi1-5/+6
2019-04-26drm/i915: Move sandybride pcode access to intel_sideband.cChris Wilson1-195/+0
2019-04-26drm/i915: Merge sandybridge_pcode_(read|write)Chris Wilson1-75/+40
2019-04-26drm/i915: Separate sideband declarations to intel_sideband.hChris Wilson1-0/+1
2019-04-26drm/i915: Replace pcu_lock with sb_lockChris Wilson1-67/+61
2019-04-26drm/i915: Lift sideband locking for vlv_punit_(read|write)Chris Wilson1-8/+38
2019-04-26drm/i915: Lift acquiring the vlv punit magic to a common sb-getChris Wilson1-2/+2
2019-04-19drm/i915: Track HAS_RPS alongside HAS_RC6 in the device infoChris Wilson1-2/+5
2019-04-19drm/i915: Remove unwarranted clamping for hsw/bdwChris Wilson1-9/+2
2019-04-16drm/i915: Mark up ips for RCU protectionChris Wilson1-2/+2
2019-04-12drm/i915/ehl: Inherit Ice Lake conditional codeBob Paauwe1-3/+3
2019-04-11drm/i915/icl: Disable video turbo mode for rp controlMika Kuoppala1-1/+1
2019-04-11drm/i915/icl: Enable media sampler powergateMika Kuoppala1-1/+3
2019-04-11drm/i915/icl: Apply a recommended rc6 thresholdMika Kuoppala1-2/+2
2019-04-11drm/i915: Use dedicated rc6 enabling sequence for gen11Mika Kuoppala1-0/+72
2019-04-08drm/i915: extract intel_sprite.h from intel_drv.hJani Nikula1-0/+1
2019-04-08drm/i915: extract intel_pm.h from intel_drv.hJani Nikula1-1/+2
2019-04-08drm/i915: extract intel_fbc.h from intel_drv.hJani Nikula1-0/+1
2019-04-01drm/i915: Split Pineview device info into desktop and mobileTvrtko Ursulin1-2/+2
2019-03-26drm/i915: intel_wait_for_register_fw to uncoreDaniele Ceraolo Spurio1-2/+2
2019-03-26drm/i915: switch intel_uncore_forcewake_for_reg to intel_uncoreDaniele Ceraolo Spurio1-6/+7
2019-03-24drm/i915: Remove defunct intel_suspend_gt_powersave()Chris Wilson1-16/+0
2019-03-22drm/i915: Really calculate the cursor ddb based on the highest enabled wm levelVille Syrjälä1-1/+1
2019-03-20drm/i915: use intel_uncore for all forcewake get/putDaniele Ceraolo Spurio1-26/+26
2019-03-20drm/i915: Inline skl_update_pipe_wm() into its only callerVille Syrjälä1-26/+6
2019-03-20drm/i915: Don't pass pipe_wm around so muchVille Syrjälä1-11/+7
2019-03-20drm/i915: Move some variables to tighter scopeVille Syrjälä1-10/+13
2019-03-20drm/i915: Keep plane watermarks enabled more aggressivelyVille Syrjälä1-1/+16
2019-03-20drm/i915: Make sure cursor has enough ddb for the selected wm levelVille Syrjälä1-2/+9
2019-03-20drm/i915: Allocate enough DDB for the cursorVille Syrjälä1-5/+36
2019-03-20drm/i915: Extract skl_compute_wm_params()Ville Syrjälä1-34/+50
2019-03-20drm/i915: Don't pass plane state to skl_compute_plane_wm()Ville Syrjälä1-9/+5
2019-03-20drm/i915: Accept alloc_size == blocksVille Syrjälä1-1/+1
2019-03-11Merge tag 'topic/hdr-formats-2019-03-07' of git://anongit.freedesktop.org/drm/drm-misc into drm-intel-next-queuedJoonas Lahtinen1-7/+7
2019-03-08drm/i915/icl: Prevent incorrect DBuf enablingImre Deak1-1/+6
2019-03-05drm/i915: Preparations for enabling P010, P012, P016 formatsJuha-Pekka Heikkila1-7/+7
2019-03-01drm/i915: Finalize Wa_1408961008:iclVille Syrjälä1-2/+6
2019-02-20Merge drm/drm-next into drm-intel-next-queuedJoonas Lahtinen1-2/+5
2019-02-14drm/i915: Implement new w/a for underruns with wm1+ disabledVille Syrjälä1-0/+7
2019-02-14drm/i915: Include "ignore lines" in skl+ wm stateVille Syrjälä1-16/+28
2019-02-13drm/i915: s/PUNIT_REG_DSPFREQ/PUNIT_REG_DSPSSPM/Ville Syrjälä1-3/+3
2019-02-13drm/i915: Apply rps waitboosting for dma_fence_wait_timeout()Chris Wilson1-3/+2
2019-02-12drm/i915: Dump skl+ watermark changesVille Syrjälä1-3/+83
2019-02-11Merge drm/drm-next into drm-misc-nextMaxime Ripard1-248/+288
2019-02-07drm/i915: prepare for drmP.h removal from drm_modeset_helper.hSam Ravnborg1-2/+5
2019-02-06drm/i915: Just use icl+ definition for PLANE_WM blocks fieldVille Syrjälä1-7/+2
2019-02-05drm/i915: Fix wm latency==0 disable on skl+Ville Syrjälä1-3/+9
2019-01-31drm/i915: Don't use the second dbuf slice on iclVille Syrjälä1-1/+6
2019-01-30drm/i915: Use IS_GEN9_LP() for the linetime w/a checkVille Syrjälä1-3/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.