aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm
AgeCommit message (Expand)AuthorFilesLines
2020-07-01drm/amdgpu: no need to set up GPU scheduler for mes ringJack Xiao1-2/+3
2020-07-01drm/amdgpu/psp: convert amdgpu mes ucode typeJack Xiao1-0/+6
2020-07-01drm/amdgpu: upload mes firmware to gpu bufferJack Xiao1-0/+14
2020-07-01drm/amdgpu/mes10.1: copy mes fw info into global fw arrayJack Xiao1-0/+17
2020-07-01drm/amdgpu/mes10.1: add sienna_cichlid mes firmware supportJack Xiao1-0/+4
2020-07-01drm/amdgpu/mes10.1: implement setting hardware resourcesJack Xiao1-0/+41
2020-07-01drm/amdgpu/mes10.1: implement querying the scheduler statusJack Xiao1-0/+19
2020-07-01drm/amdgpu/mes10.1: implement removing hardware queueJack Xiao1-1/+18
2020-07-01drm/amdgpu/mes10.1: implement adding hardware queueJack Xiao1-1/+49
2020-07-01drm/amdgpu/mes10.1: add the helper function for mes command submissionJack Xiao1-0/+30
2020-07-01drm/amdgpu/mes10.1: add the mes fw apiJack Xiao2-0/+406
2020-07-01drm/amdgpu/mes10.1: enable the mes ring during initializationJack Xiao1-0/+31
2020-07-01drm/amdgpu/mes10.1: install mes queue via kiqJack Xiao1-0/+27
2020-07-01drm/amdgpu/mes10.1: install mes queue by register programmingJack Xiao1-0/+62
2020-07-01drm/amdgpu/mes10.1: initialize the mqdJack Xiao1-0/+130
2020-07-01drm/amdgpu/mes10.1: allocate mqd bufferJack Xiao1-0/+37
2020-07-01drm/amdgpu/mes10.1: implement the ring functions of mes specificJack Xiao1-0/+43
2020-07-01drm/amdgpu/mes10.1: initialize the software part of mes ringJack Xiao1-0/+26
2020-07-01drm/amdgpu/mes10.1: allocate the eop bufferJack Xiao1-0/+33
2020-07-01drm/amdgpu/mes: update some mes definitionsJack Xiao1-2/+40
2020-07-01drm/amdgpu: avoid dereferencing a NULL pointerJack Xiao1-7/+12
2020-07-01drm/amdgpu: add the ring type definition of MESJack Xiao1-1/+2
2020-07-01drm/amdgpu: assign the doorbell index to mes ringJack Xiao2-0/+3
2020-07-01drm/amdgpu: add 2rd VCN instance doorbell supportLeo Liu2-2/+11
2020-07-01drm/amdgpu: add psp block load condition for sienna_cichlidLikun Gao1-1/+2
2020-07-01drm/amdgpu: add gmc cg support for sienna_cichlidLikun Gao2-2/+10
2020-07-01drm/amdgpu: add support for athub v2.1Likun Gao3-1/+132
2020-07-01drm/amdgpu: Use variable instead of constant for sdma doorbell rangeYong Zhao1-1/+2
2020-07-01drm/amdgpu: update SDMA 5.2 microcode initLikun Gao1-29/+68
2020-07-01drm/amdgpu: enable psp ip block for sienna_cichlidLikun Gao1-0/+1
2020-07-01drm/amdgpu: skip for reroute ih for sienna_cichlid psp ring init currentlyLikun Gao1-1/+2
2020-07-01drm/amdgpu/psp: add psp support for sienna_cichlidLikun Gao2-0/+8
2020-07-01drm/amdgpu: skip ASD fw load for sienna_cichlidLikun Gao2-4/+6
2020-07-01drm/amdgpu/powerplay: add smu block for sienna_cichlidLikun Gao1-0/+3
2020-07-01Merge tag 'exynos-drm-fixes-for-v5.8-rc4' of git://git.kernel.org/pub/scm/linux/kernel/git/daeinki/drm-exynos into drm-fixesDave Airlie3-4/+5
2020-07-01Merge tag 'drm-msm-fixes-2020-06-25' of https://gitlab.freedesktop.org/drm/msm into drm-fixesDave Airlie9-15/+21
2020-06-30drm/i915/display: remove alias to dig_portLucas De Marchi1-6/+5
2020-06-30drm/amd/display: Only revalidate bandwidth on medium and fast updatesNicholas Kazlauskas1-4/+6
2020-06-30drm/i915: Add PSR2 selective fetch registersJosé Roberto de Souza1-5/+63
2020-06-30drm/i915: Reorder intel_psr2_config_valid()José Roberto de Souza1-25/+25
2020-06-30drm/i915: Add plane damage clips propertyJosé Roberto de Souza2-0/+8
2020-06-30drm/i915/gem: Avoid kmalloc under i915->mm_lockChris Wilson2-66/+63
2020-06-30drm/i915: Suppress spurious underruns on gen2Ville Syrjälä1-0/+4
2020-06-30drm/i915/fbc: Reduce fbc1 compression interval to 1 secondVille Syrjälä1-2/+2
2020-06-30drm/i915/fbc: Store the fbc1 compression interval in the paramsVille Syrjälä2-7/+8
2020-06-30drm/i915/fbc: Parametrize FBC_CONTROLVille Syrjälä2-11/+15
2020-06-30drm/i915/fbc: Don't clear busy_bits for origin==GTTVille Syrjälä1-1/+9
2020-06-30drm/i915/fbc: Fix fence_y_offset handlingVille Syrjälä4-25/+25
2020-06-30drm/i915: Skip stale object handle for debugfs per-file-statsChris Wilson1-1/+1
2020-06-30drm: panel: simple: Warn in case of incorrect bus format for LVDS panelsLaurent Pinchart1-1/+10
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.