aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm
AgeCommit message (Expand)AuthorFilesLines
2020-07-16drm/panel-simple: Fix inverted V/H SYNC for Frida FRD350H54004 panelPaul Cercueil1-1/+1
2020-07-16Merge tag 'drm-intel-fixes-2020-07-15' of git://anongit.freedesktop.org/drm/drm-intel into drm-fixesDave Airlie6-33/+39
2020-07-16Merge tag 'drm-misc-fixes-2020-07-15' of git://anongit.freedesktop.org/drm/drm-misc into drm-fixesDave Airlie1-2/+1
2020-07-15drm/amd/amdkfd: Fix large framesize for kfd_smi_ev_read()Aurabindo Pillai1-7/+19
2020-07-15drm/amdkfd: Provide SMI events watchAmber Lin8-0/+278
2020-07-15drm/amdgpu: enable ih CG for navy_flounderJiansong Chen1-1/+2
2020-07-15drm/amdgpu: enable hdp CG and LS for navy_flounderJiansong Chen1-1/+3
2020-07-15drm/amdgpu: enable mc CG and LS for navy_flounderJiansong Chen1-1/+3
2020-07-15drm/amdgpu: enable athub/mmhub PG for navy_flounderJiansong Chen1-1/+3
2020-07-15drm/amd/powerplay: set VCN1 pg only for sienna_cichlidJiansong Chen1-6/+14
2020-07-15drm/amd/display: add DC support for navy flounderBhawanpreet Lakha3-2/+12
2020-07-15drm/amdgpu: support athub cg setting for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu: enable GFX clock gating for navy_flounderJiansong Chen1-1/+4
2020-07-15drm/amdgpu: enable JPEG3.0 PG and CG for navy_flounderBoyuan Zhang1-2/+4
2020-07-15drm/amdgpu: enable VCN3.0 DPG for navy_flounderBoyuan Zhang1-1/+2
2020-07-15drm/amdgpu: enable VCN3.0 PG and CG for navy_flounderBoyuan Zhang1-2/+2
2020-07-15drm/amdgpu: enable cp_fw_write_wait for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu: add vcn ip block for navy_flounderBoyuan Zhang1-0/+2
2020-07-15drm/amdgpu: add navy_flounder vcn firmware supportBoyuan Zhang1-0/+8
2020-07-15drm/amdgpu/gfx10: add gc golden setting for navy_flounderJiansong Chen1-0/+48
2020-07-15drm/amdkfd: Add kfd2kgd_funcs for navy_flounder kfd supportChengming Gui1-0/+1
2020-07-15drm/amdkfd: Support navy_flounder KFDChengming Gui6-0/+24
2020-07-15drm/amdgpu: use front door firmware loading for navy_flounderJiansong Chen1-2/+1
2020-07-15drm/amdgpu: add psp block for navy_flounderJiansong Chen1-0/+5
2020-07-15drm/amdgpu: add psp support for navy_flounderJiansong Chen2-4/+16
2020-07-15drm/amdgpu: add smu block for navy_flounderJiansong Chen1-0/+3
2020-07-15drm/amdgpu/powerplay: add smu support for navy_flounderJiansong Chen3-1/+16
2020-07-15drm/amdgpu: add gmc cg support for navy_flounderJiansong Chen2-2/+5
2020-07-15drm/amdgpu: force pa_sc_tile_steering_override to 0 for navy_flounderJiansong Chen1-1/+2
2020-07-15drm/amdgpu: configure navy_flounder gfx according to gfx 10.3Tao Zhou1-0/+9
2020-07-15drm/amdgpu: add virtual display support for navy_flounder.Jiansong Chen1-0/+2
2020-07-15drm/amdgpu: add sdma ip block for navy_flounderJiansong Chen2-2/+19
2020-07-15drm/amdgpu: add gfx ip block for navy_flounderJiansong Chen2-0/+5
2020-07-15drm/amdgpu: add ih ip block for navy_flounderJiansong Chen2-0/+2
2020-07-15drm/amdgpu: add gmc ip block for navy_flounderJiansong Chen2-6/+13
2020-07-15drm/amdgpu: add common ip block for navy_flounderJiansong Chen1-0/+3
2020-07-15drm/amdgpu: add support on mmhub for navy_flounderJiansong Chen1-0/+5
2020-07-15drm/amdgpu: initialize IP offset for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu/soc15: add support for navy_flounderJiansong Chen1-0/+7
2020-07-15drm/amdgpu/gfx10: add clockgating support for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu/gmc10: add navy_flounder supportJiansong Chen1-0/+3
2020-07-15drm/amdgpu/gfx10: add support for navy_flounder firmwareJiansong Chen1-0/+10
2020-07-15drm/amdgpu: set asic family and ip blocks for navy_flounderJiansong Chen1-0/+1
2020-07-15drm/amdgpu: set fw load type for navy_flounderJiansong Chen1-1/+2
2020-07-15drm/amdgpu: add navy_flounder gpu info firmwareJiansong Chen1-0/+4
2020-07-15drm/amdgpu: add navy_flounder asic typeJiansong Chen1-0/+1
2020-07-15drm/amdgpu: expand to add multiple trap event irq idHuang Rui1-26/+41
2020-07-15drm/amd/sriov skip vcn powergating and dec_ring_testJack Zhang2-5/+20
2020-07-15drm/amdgpu: correct ta header v2 ucode init start addressJohn Clements1-1/+3
2020-07-15drm/amd/sriov porting sriov cap to vcn3.0Jack Zhang1-32/+318
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.