aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/iommu (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-01-10drivers/iommu: Initialise module 'owner' field in iommu_device_set_ops()Will Deacon2-2/+0
2020-01-07iommu/dma: fix variable 'cookie' set but not usedQian Cai1-3/+0
2020-01-07iommu/vt-d: Unlink device if failed to add to groupJon Derrick1-3/+10
2020-01-07iommu: Remove device link to group on failureJon Derrick1-0/+1
2020-01-07iommu/vt-d: Fix adding non-PCI devices to Intel IOMMUPatrick Steinhardt1-1/+8
2020-01-07iommu/amd: Fix typos for PPR macrosAdrian Huang2-4/+4
2020-01-07iommu/amd: Remove local variablesAdrian Huang1-5/+1
2020-01-07iommu/vt-d: debugfs: Add support to show page table internalsLu Baolu2-2/+77
2020-01-07iommu/vt-d: Use iova over first levelLu Baolu1-4/+2
2020-01-07iommu/vt-d: Update first level super page capabilityLu Baolu1-5/+12
2020-01-07iommu/vt-d: Make first level IOVA canonicalLu Baolu1-2/+15
2020-01-07iommu/vt-d: Flush PASID-based iotlb for iova over first levelLu Baolu2-15/+82
2020-01-07iommu/vt-d: Setup pasid entries for iova over first levelLu Baolu1-5/+52
2020-01-07iommu/vt-d: Add PASID_FLAG_FL5LP for first-level pasid setupLu Baolu3-7/+14
2020-01-07iommu/vt-d: Add set domain DOMAIN_ATTR_NESTING attrLu Baolu1-0/+56
2020-01-07iommu/vt-d: Identify domains using first level page tableLu Baolu1-0/+39
2020-01-07iommu/vt-d: Loose requirement for flush queue initializatonLu Baolu1-8/+6
2020-01-07iommu/vt-d: Avoid iova flush queue in strict modeLu Baolu1-9/+15
2020-01-07iommu/vt-d: trace: Extend map_sg trace eventLu Baolu1-2/+5
2020-01-07iommu/vt-d: Misc macro clean up for SVMJacob Pan1-40/+39
2020-01-07iommu/vt-d: Avoid sending invalid page responseJacob Pan1-4/+3
2020-01-07iommu/vt-d: Replace Intel specific PASID allocator with IOASIDJacob Pan4-56/+30
2020-01-07iommu/vt-d: Fix off-by-one in PASID allocationJacob Pan1-1/+1
2020-01-07iommu/vt-d: Avoid duplicated code for PASID setupJacob Pan1-30/+18
2020-01-07iommu/vt-d: Reject SVM bind for failed capability checkJacob Pan1-0/+3
2020-01-07iommu/vt-d: Match CPU and IOMMU paging modeJacob Pan1-2/+10
2020-01-07iommu/vt-d: Fix CPU and IOMMU SVM feature matching checksJacob Pan2-21/+29
2020-01-07iommu/vt-d: Add Kconfig option to enable/disable scalable modeLu Baolu2-1/+18
2020-01-06remove ioremap_nocache and devm_ioremap_nocacheChristoph Hellwig1-1/+1
2019-12-23iommu/amd: Remove unused variableJoerg Roedel1-2/+0
2019-12-23iommu: virtio: Use generic_iommu_put_resv_regions()Thierry Reding1-11/+3
2019-12-23iommu: intel: Use generic_iommu_put_resv_regions()Thierry Reding1-10/+1
2019-12-23iommu: amd: Use generic_iommu_put_resv_regions()Thierry Reding1-10/+1
2019-12-23iommu: arm: Use generic_iommu_put_resv_regions()Thierry Reding2-20/+2
2019-12-23iommu: Implement generic_iommu_put_resv_regions()Thierry Reding1-0/+19
2019-12-23iommu/iova: Silence warnings under memory pressureQian Cai2-2/+3
2019-12-23iommu: Fix Kconfig indentationKrzysztof Kozlowski1-3/+3
2019-12-23iommu/amd: Only support x2APIC with IVHD type 11h/40hSuravee Suthikulpanit2-3/+0
2019-12-23iommu/amd: Check feature support bit before accessing MSI capability registersSuravee Suthikulpanit2-5/+13
2019-12-23iommu/amd: Treat per-device exclusion ranges as r/w unity-mapped regionsAdrian Huang1-10/+10
2019-12-23iommu/arm-smmu: Update my email address in MODULE_AUTHOR()Will Deacon2-2/+2
2019-12-23iommu/arm-smmu: Allow building as a moduleWill Deacon3-22/+47
2019-12-23iommu/arm-smmu: Unregister IOMMU and bus ops on device removalWill Deacon1-10/+40
2019-12-23iommu/arm-smmu-v3: Allow building as a moduleWill Deacon2-3/+2
2019-12-23iommu/arm-smmu: Support SMMU module probing from the IORTArd Biesheuvel2-0/+2
2019-12-23iommu/arm-smmu-v3: Unregister IOMMU and bus ops on device removalWill Deacon1-21/+43
2019-12-23iommu/arm-smmu: Prevent forced unbinding of Arm SMMU driversWill Deacon2-5/+7
2019-12-23Revert "iommu/arm-smmu: Make arm-smmu explicitly non-modular"Will Deacon1-13/+19
2019-12-23Revert "iommu/arm-smmu: Make arm-smmu-v3 explicitly non-modular"Will Deacon1-9/+16
2019-12-23drivers/iommu: Allow IOMMU bus ops to be unregisteredWill Deacon1-0/+5
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.