aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/mmc (follow)
AgeCommit message (Expand)AuthorFilesLines
2016-02-29mmc: sdhci: always unmap a mapped data transfer in sdhci_post_req()Russell King1-2/+1
2016-02-29mmc: sdhci: pass the cookie into sdhci_pre_dma_transfer()Russell King1-4/+4
2016-02-29mmc: sdhci: factor out sdhci_pre_dma_transfer() from sdhci_adma_table_pre()Russell King1-39/+23
2016-02-29mmc: sdhci: move sdhci_pre_dma_transfer()Russell King1-27/+25
2016-02-29mmc: sdhci: factor out common DMA cleanup in sdhci_finish_data()Russell King1-22/+7
2016-02-29mmc: sdhci: avoid walking SG list for writesRussell King1-20/+22
2016-02-29mmc: sdhci: clean up coding style in sdhci_adma_table_pre()Russell King1-20/+9
2016-02-29mmc: sdhci: allocate alignment and DMA descriptor buffer togetherRussell King1-36/+20
2016-02-29mmc: sdhci: fix data timeout (part 2)Russell King1-2/+13
2016-02-29mmc: sdhci: fix data timeout (part 1)Russell King1-1/+1
2016-02-29mmc: sdhci: further fix for DMA unmapping in sdhci_post_req()Russell King1-8/+7
2016-02-29mmc: sdhci-pxav3: fix higher speed mode capabilitiesRussell King1-2/+4
2016-02-29mmc: sdhci: plug DMA mapping leak on errorRussell King1-0/+16
2016-02-29mmc: sdhci: avoid unnecessary mapping/unmapping of align bufferRussell King1-36/+18
2016-02-29mmc: sdhci: fix command response CRC error handlingRussell King1-0/+17
2016-02-29mmc: sdhci: clean up command error handlingRussell King1-6/+6
2016-02-29mmc: sdhci: move initialisation of command error memberRussell King1-2/+3
2016-02-29mmc: sdhci: Allow CAPS check for SDHCI_CAN_64BIT to use overridden capsAl Cooper1-1/+1
2016-02-29mmc: sdhci-pic32: Add PIC32 SDHCI host controller driverAndrei Pistirica3-0/+269
2016-02-29mmc: dw_mmc: fix num_slots settingShawn Lin1-13/+10
2016-02-29mmc: dw_mmc: remove repetitive clear interruptShawn Lin1-1/+0
2016-02-29mmc: dw_mmc: fix err handle of dw_mci_probeShawn Lin1-2/+4
2016-02-29mmc: dw_mmc: remove DW_MCI_QUIRK_BROKEN_CARD_DETECTION quirkShawn Lin1-25/+10
2016-02-29mmc: dw_mmc: add hw_reset supportShawn Lin2-0/+32
2016-02-29mmc: dw_mmc: remove the prepare_command hookJaehoon Chung5-50/+15
2016-02-29mmc: core: report tuning command execution failure reasonRussell King1-1/+2
2016-02-29mmc: block: shut up "retrying because a re-tune was needed" messageRussell King1-2/+2
2016-02-29mmc: core: improve mmc_of_parse_voltage() to return better statusRussell King1-4/+5
2016-02-29mmc: core: shut up "voltage-ranges unspecified" pr_info()Russell King1-2/+6
2016-02-29mmc: tmio: disable clock before changing itWolfram Sang1-0/+2
2016-02-29mmc: tmio: refactor set_clock a littleWolfram Sang1-6/+9
2016-02-29mmc: sdhi: use faster clock handling on RCar Gen2Wolfram Sang1-1/+1
2016-02-29mmc: tmio: remove stale commentsWolfram Sang1-3/+0
2016-02-29mmc: tmio: add flag to reduce delay after changing clock statusWolfram Sang1-3/+4
2016-02-29mmc: sdhi: error message on ENOMEM is superfluousWolfram Sang1-3/+1
2016-02-29mmc: sdhi: Add EXT_ACC register busy checkShinobu Uehara1-0/+1
2016-02-29mmc: tmio_dma: remove debug messages with little informationWolfram Sang1-11/+0
2016-02-29mmc: block: don't use the OR operation for flag of dataJaehoon Chung1-3/+3
2016-02-29mmc: sunxi-mmc: remove the MMC_DATA_STREAM flagJaehoon Chung1-5/+0
2016-02-29mmc: s3cmci: remove the MMC_DATA_STREAM flagJaehoon Chung1-2/+1
2016-02-29mmc: pxamci: remove the MMC_DATA_STREAM flagJaehoon Chung1-6/+0
2016-02-29mmc: mxcmmc: remove the MMC_DATA_STREAM flagJaehoon Chung1-3/+0
2016-02-29mmc: jz4740_mmc: remove the MMC_DATA_STREAM flagJaehoon Chung1-2/+0
2016-02-29mmc: dw_mmc: remove the MMC_DATA_STREAM flagJaehoon Chung1-2/+0
2016-02-29mmc: davinci_mmc: remove the MMC_DATA_STREAM flagJaehoon Chung1-12/+3
2016-02-29mmc: bfin_sdh: remove the MMC_DATA_STREAM flagJaehoon Chung1-3/+0
2016-02-29mmc: atmel-mci: remove the MMC_DATA_STREAM flagJaehoon Chung1-7/+2
2016-02-29mmc: sunxi: Enable eMMC HS-DDR (MMC_CAP_1_8V_DDR) supportChen-Yu Tsai1-0/+1
2016-02-29mmc: sunxi: Support 8 bit eMMC DDR transfer modesChen-Yu Tsai1-7/+26
2016-02-29mmc: sunxi: Support MMC_DDR52 timing modesChen-Yu Tsai1-5/+7
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.