aboutsummaryrefslogtreecommitdiffstats
path: root/firmware (unfollow)
AgeCommit message (Expand)AuthorFilesLines
2018-05-31net: dsa: mv88e6xxx: Be explicit about DT or pdataAndrew Lunn1-0/+3
2018-05-31net: ti: cpsw: include gpio/consumer.hArnd Bergmann1-1/+1
2018-05-31net/mlx5: Add FPGA QP error eventIlan Tayari4-2/+23
2018-05-31net/mlx5: Add temperature warning event to logIlan Tayari3-1/+31
2018-05-31rtnetlink: Add more well known protocol valuesDonald Sharp1-0/+5
2018-05-31cxgb4: Add FORCE_PAUSE bit to 32 bit port capsGanesh Goudar2-3/+12
2018-05-31mlxsw: spectrum_switchdev: Schedule respin during trans preparePetr Machata1-1/+1
2018-05-31net: bridge: Notify about bridge VLANsPetr Machata1-3/+25
2018-05-31staging: fsl-dpaa2: ethsw: Ignore bridge VLAN eventsPetr Machata1-0/+6
2018-05-31dsa: port: Ignore bridge VLAN eventsPetr Machata1-0/+6
2018-05-31rocker: rocker_main: Ignore bridge VLAN eventsPetr Machata1-0/+6
2018-05-31mlxsw: spectrum_switchdev: Ignore bridge VLAN eventsPetr Machata1-0/+6
2018-05-31net: bridge: Extract br_vlan_add_existing()Petr Machata1-22/+33
2018-05-31net: bridge: Extract boilerplate around switchdev_port_obj_*()Petr Machata3-23/+41
2018-05-31qed*: Add link change count value to ethtool statistics display.Sudarsana Reddy Kalluru5-2/+15
2018-05-31net: remove bypassed check in sch_direct_xmit()Song Liu1-3/+0
2018-05-31tcp: minor optimization around tcp_hdr() usage in receive pathYafang Shao5-9/+9
2018-05-30MAINTAINERS: add myself as maintainer for QorIQ PTP clock driverYangbo Lu1-2/+8
2018-05-30drivers/net: Fix various unnecessary characters after logging newlinesJoe Perches11-21/+18
2018-05-30net: davinci: fix building davinci mdio code without CONFIG_OFArnd Bergmann1-3/+1
2018-05-30net: ethernet: freescale: fix false-positive string overflow warningArnd Bergmann1-1/+1
2018-05-29net/mlx5e: Get the number of offloaded TC rules from the correct tableOr Gerlitz2-4/+8
2018-05-29net/mlx5: FPGA, Call DMA unmap with the right sizeIlya Lesokhin1-2/+1
2018-05-29net/mlx5: FPGA, Properly initialize dma direction on fpga conn sendIlya Lesokhin1-0/+1
2018-05-29net/mlx5: FPGA, Abort FPGA init if the device reports no QP capabilityYevgeny Kliteynik1-0/+6
2018-05-29net/mlx5: FPGA, print SBU identification on initIlan Tayari1-2/+5
2018-05-29net/mlx5: FPGA, Add device nameIlan Tayari2-3/+28
2018-05-29net/mlx5: FPGA, Add doxygen for access type enumIlan Tayari1-0/+6
2018-05-29bpfilter: fix a build errYueHaibing1-1/+1
2018-05-29tcp: use data length instead of skb->len in tcp_probeYafang Shao1-4/+4
2018-05-29crypto: chtls: free beyond end rspq_skb_cacheAtul Gupta1-1/+1
2018-05-29crypto: chtls: kbuild warningsAtul Gupta1-5/+6
2018-05-29crypto: chtls: dereference null variableAtul Gupta1-2/+1
2018-05-29crypto: chtls: wait for memory sendmsg, sendpageAtul Gupta3-3/+89
2018-05-29crypto:chtls: key len correctionAtul Gupta1-5/+1
2018-05-29selftests: fib_tests: Add prefix route tests with metricDavid Ahern1-1/+180
2018-05-29net/ipv6: Add support for specifying metric of connected routesDavid Ahern3-18/+77
2018-05-29net/ipv4: Add support for specifying metric of connected routesDavid Ahern4-11/+59
2018-05-29net: Add IFA_RT_PRIORITY address attributeDavid Ahern1-0/+1
2018-05-29net/ipv6: Pass ifa6_config struct to inet6_addr_modifyDavid Ahern1-21/+23
2018-05-29net/ipv6: Pass ifa6_config struct to inet6_addr_addDavid Ahern1-55/+57
2018-05-29net/ipv6: Convert ipv6_add_addr to struct ifa6_configDavid Ahern2-59/+87
2018-05-29mlxsw: pci: Utilize MRSR register to perform FW resetJiri Pirko3-74/+62
2018-05-29mlxsw: cmd: Handle error after reset gracefullyJiri Pirko2-12/+30
2018-05-29mlxsw: reg: Add Management Reset and Shutdown RegisterJiri Pirko1-0/+25
2018-05-29net: qcom/emac: fix device tree initializationTimur Tabi1-3/+13
2018-05-29net/mlx5e: fix TLS dependencyArnd Bergmann1-0/+1
2018-05-29net: remove unnecessary genlmsg_cancel() callsYueHaibing6-26/+0
2018-05-29net: bpfilter: make function bpfilter_mbox_request() staticWei Yongjun1-2/+3
2018-05-29nfp: abm: report correct MQ statsJakub Kicinski1-0/+24
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.