aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-arm/cacheflush.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2008-01-26[ARM] Marvell Feroceon CPU core supportAssaf Hoffman1-0/+8
2007-08-23[ARM] 4554/1: replace consistent_sync() with flush_ioremap_region()Jared Hulbert1-0/+7
2007-05-09[ARM] armv7: add support for asid-tagged VIVT I-cacheCatalin Marinas1-0/+15
2007-05-08[ARM] armv7: Add ARMv7 cacheid macrosCatalin Marinas1-5/+12
2007-05-08[ARM] armv7: add support for ARMv7 cores.Catalin Marinas1-0/+8
2007-02-08[ARM] Convert DMA cache handling to take const void * argsRussell King1-6/+6
2007-02-08[ARM] 4134/1: Add generic support for outer cachesCatalin Marinas1-0/+37
2007-01-08[ARM] Resolve fuse and direct-IO failures due to missing cache flushesRussell King1-0/+10
2006-12-30[ARM] 4078/1: Fix ARM copypage cache coherency problemsRichard Purdie1-0/+2
2006-12-13[PATCH] Optimize D-cache alias handling on forkRalf Baechle1-0/+2
2006-09-27[ARM] Use CPU_CACHE_* where possible in asm/cacheflush.hRussell King1-5/+3
2006-09-27[ARM] nommu: add ARM946E-S core supportHyok S. Choi1-0/+8
2006-09-27[ARM] nommu: add ARM940T core supportHyok S. Choi1-0/+8
2006-09-27[ARM] nommu: add ARM9TDMI core supportHyok S. Choi1-1/+2
2006-09-27[ARM] nommu: add ARM740T core supportHyok S. Choi1-1/+2
2006-09-27[ARM] nommu: add ARM7TDMI core supportHyok S. Choi1-1/+1
2006-09-02[ARM] 3762/1: Fix ptrace cache coherency bug for ARM1136 VIPT nonaliasing Harvard cachesGeorge G. Davis1-3/+15
2006-04-26Don't include linux/config.h from anywhere else in include/David Woodhouse1-1/+0
2006-03-28[ARM] 3377/2: add support for intel xsc3 coreLennert Buytenhek1-0/+8
2006-01-03[ARM] Cleanup ARM includesRussell King1-1/+0
2005-09-08[ARM] Fix ARMv6 VIPT cache >= 32KRussell King1-1/+6
2005-06-20[PATCH] ARM: Add common CACHE_COLOUR macroRussell King1-0/+3
2005-04-16Linux-2.6.12-rc2Linus Torvalds1-0/+387
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.