aboutsummaryrefslogtreecommitdiffstats
path: root/include/dt-bindings/pwm (unfollow)
AgeCommit message (Expand)AuthorFilesLines
2018-06-01clk: remove clk_debugfs_add_file()Greg Kroah-Hartman2-18/+0
2018-06-01clk: tegra: no need to check return value of debugfs_create functionsGreg Kroah-Hartman1-31/+11
2018-06-01clk: davinci: no need to check return value of debugfs_create functionsGreg Kroah-Hartman1-6/+1
2018-06-01clk: bcm2835: no need to check return value of debugfs_create functionsGreg Kroah-Hartman1-4/+2
2018-06-01clk: no need to check return value of debugfs_create functionsGreg Kroah-Hartman1-99/+30
2018-06-01clk: imx6: add EPIT clock supportColin Didier2-1/+5
2018-06-01clk: mvebu: use correct bit for 98DX3236 NANDChris Packham1-1/+1
2018-06-01clk/driver/hisi: Consolidate the Kconfig for the CLOCK_STUBDaniel Lezcano1-5/+8
2018-06-01clk: imx7d: reset parent for mipi csi rootRui Miguel Silva1-0/+2
2018-06-01clk: imx7d: fix mipi dphy div parentRui Miguel Silva1-1/+1
2018-06-01clk: aspeed: Add 24MHz fixed clockLei YU2-1/+9
2018-06-01ARM: dts: imx7: correct enet ipg clockAnson Huang2-2/+2
2018-06-01clk: imx7d: correct enet clock CCGR registersAnson Huang2-6/+8
2018-06-01clk: imx7d: correct enet phy ref clock gatesAnson Huang1-2/+1
2018-06-01clk: imx6sl: correct ocram_podf clock typeAnson Huang1-1/+1
2018-06-01clk: imx6sx: disable unnecessary clocks during clock initializationAnson Huang1-6/+1
2018-06-01clk: qcom: mmcc-msm8996: leave all mmagic gdscs and clocks always enabledRajendra Nayak2-12/+12
2018-06-01clk: qcom: Register the gdscs before the clocksRajendra Nayak1-16/+16
2018-06-01clk: qcom: gdsc: Add support for ALWAYS_ON gdscsRajendra Nayak2-0/+9
2018-06-01clk: berlin: switch to SPDX license identifierJisheng Zhang9-108/+9
2018-05-23clk: rockchip: remove deprecated gate-clk code and dt-bindingHeiko Stuebner3-176/+0
2018-05-22clk: rockchip: use match_string() helperYisheng Xie1-11/+5
2018-05-18clk: tegra: Add quirk for getting CDEV1/2 clocks on Tegra20Dmitry Osipenko7-8/+39
2018-05-18clk: tegra20: Correct parents of CDEV1/2 clocksDmitry Osipenko1-4/+2
2018-05-18clk: tegra20: Add DEV1/DEV2 OSC dividersDmitry Osipenko1-0/+14
2018-05-17clk: sunxi-ng: r40: export a regmap to access the GMAC registerIcenowy Zheng1-0/+33
2018-05-17clk: sunxi-ng: r40: rewrite init code to a platform driverIcenowy Zheng1-11/+28
2018-05-15clk: imx: Add new clo01 and clo2 controlled by CCOSRMichael Trimarchi2-13/+38
2018-05-15clk: mediatek: add g3dsys support for MT2701 and MT7623Sean Wang3-0/+102
2018-05-15dt-bindings: reset: mediatek: add entry for Mali-450 node to referSean Wang1-0/+3
2018-05-15dt-bindings: clock: mediatek: add entry for Mali-450 node to referSean Wang1-0/+4