aboutsummaryrefslogtreecommitdiffstats
path: root/include/linux/intel-iommu.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-10-18iommu/vt-d: Avoid duplicate removing in __domain_mapping()Longpeng(Mike)1-0/+6
2021-10-18iommu/vt-d: Convert the return type of first_pte_in_page to boolLongpeng(Mike)1-2/+2
2021-10-18iommu/vt-d: Remove duplicate identity domain flagLu Baolu1-3/+0
2021-08-19iommu/vt-d: Update the virtual command related registersLu Baolu1-3/+3
2021-06-10iommu/vt-d: Define counter explicitly as unsigned intParav Pandit1-1/+1
2021-06-10iommu/vt-d: Removed unused iommu_count in dmar domainParav Pandit1-1/+0
2021-06-10iommu/vt-d: Use bitfields for DMAR capabilitiesParav Pandit1-4/+4
2021-06-10iommu/vt-d: Add common code for dmar latency performance monitorsLu Baolu1-0/+1
2021-06-10iommu/vt-d: Add prq_report trace eventLu Baolu1-0/+29
2021-06-10iommu/vt-d: Allocate/register iopf queue for sva devicesLu Baolu1-0/+2
2021-06-10iommu/vt-d: Use iommu_sva_alloc(free)_pasid() helpersLu Baolu1-1/+0
2021-04-07iommu/vt-d: Invalidate PASID cache when root/context entry changedLu Baolu1-0/+1
2021-04-07iommu/vt-d: Remove svm_dev_opsLu Baolu1-3/+0
2021-03-18iommu/vt-d: Report more information about invalidation errorsLu Baolu1-0/+6
2021-02-04iommu/vt-d: Audit IOMMU Capabilities and add helper functionsKyung Min Park1-18/+21
2021-02-04iommu/vt-d: Fix 'physical' typosBjorn Helgaas1-1/+1
2021-01-28iommu/vt-d: Preset Access/Dirty bits for IOVA over FLLu Baolu1-0/+2
2021-01-07iommu/vt-d: Fix general protection fault in aux_detach_device()Liu Yi L1-5/+11
2021-01-07iommu/vt-d: Move intel_iommu info from struct intel_svm to struct intel_svm_devLiu Yi L1-1/+1
2020-11-18iommu/vt-d: Avoid panic if iommu init fails in tboot systemZhenzhong Duan1-1/+0
2020-10-14Merge tag 'iommu-updates-v5.10' of git://git.kernel.org/pub/scm/linux/kernel/git/joro/iommuLinus Torvalds1-0/+1
2020-10-12Merge tag 'x86-irq-2020-10-12' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-0/+7
2020-09-17iommu/vt-d: Change flags type to unsigned int in binding mmFenghua Yu1-1/+1
2020-09-17drm, iommu: Change type of pasid to u32Fenghua Yu1-6/+6
2020-09-16iommm/vt-d: Store irq domain in struct deviceThomas Gleixner1-0/+7
2020-09-04iommu/vt-d: Move intel_iommu_gfx_mapped to Intel IOMMU headerAndy Shevchenko1-0/+1
2020-07-24iommu/vt-d: Skip TE disabling on quirky gfx dedicated iommuLu Baolu1-0/+2
2020-07-24iommu/vt-d: Add page response ops supportLu Baolu1-0/+3
2020-07-24iommu/vt-d: Refactor device_to_iommu() helperLu Baolu1-2/+1
2020-07-24iommu/vt-d: Remove global page support in devTLB flushJacob Pan1-2/+1
2020-07-24iommu/vt-d: Enforce PASID devTLB field maskLiu Yi L1-2/+2
2020-06-23iommu/vt-d: Set U/S bit in first level page table by defaultLu Baolu1-0/+1
2020-05-29iommu/vt-d: Allocate domain info for real DMA sub-devicesJon Derrick1-0/+1
2020-05-18iommu/vt-d: Add page request draining supportLu Baolu1-0/+4
2020-05-18iommu/vt-d: Multiple descriptors per qi_submit_sync()Lu Baolu1-1/+8
2020-05-18iommu/vt-d: Replace intel SVM APIs with generic SVA APIsJacob Pan1-0/+6
2020-05-18iommu/vt-d: Add get_domain_info() helperLu Baolu1-0/+1
2020-05-18iommu/vt-d: Add custom allocator for IOASIDJacob Pan1-0/+7
2020-05-18iommu/vt-d: Enlightened PASID allocationLu Baolu1-0/+1
2020-05-18iommu/vt-d: Support flushing more translation cache typesJacob Pan1-4/+17
2020-05-18iommu/vt-d: Add bind guest PASID supportJacob Pan1-1/+5
2020-05-18iommu/vt-d: Add nested translation helper functionJacob Pan1-0/+20
2020-05-18iommu/vt-d: Move domain helper to headerJacob Pan1-0/+6
2020-03-13iommu/vt-d: Fix debugfs register readsMegha Dey1-0/+2
2020-01-07iommu/vt-d: debugfs: Add support to show page table internalsLu Baolu1-0/+2
2020-01-07iommu/vt-d: Flush PASID-based iotlb for iova over first levelLu Baolu1-0/+2
2020-01-07iommu/vt-d: Setup pasid entries for iova over first levelLu Baolu1-6/+10
2020-01-07iommu/vt-d: Fix CPU and IOMMU SVM feature matching checksJacob Pan1-1/+4
2019-11-11iommu/vt-d: Fix QI_DEV_IOTLB_PFSID and QI_DEV_EIOTLB_PFSID macrosEric Auger1-2/+4
2019-09-11Merge branches 'arm/omap', 'arm/exynos', 'arm/smmu', 'arm/mediatek', 'arm/qcom', 'arm/renesas', 'x86/amd', 'x86/vt-d' and 'core' into nextJoerg Roedel1-0/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.