aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python/export-to-postgresql.py (unfollow)
AgeCommit message (Expand)AuthorFilesLines
2016-10-18drm/i915/gen9: unconditionally apply the memory bandwidth WAPaulo Zanoni1-8/+41
2016-10-18drm/i915/guc: Sanitory checks for platform that dont have GuCAnusha Srivatsa1-5/+10
2016-10-18drm/i915: Add lspcon resume functionShashank Sharma3-1/+15
2016-10-18drm/i915: Enable lspcon initializationShashank Sharma1-1/+28
2016-10-18drm/i915: Parse VBT data for lspconShashank Sharma2-0/+54
2016-10-18drm/i915: Add lspcon support for I915 driverShashank Sharma3-0/+138
2016-10-18drm: Helper for lspcon in drm_dp_dual_modeShashank Sharma2-0/+129
2016-10-18drm/i915/gvt: Fix build failure after intel_engine_cs changeZhenyu Wang3-5/+5
2016-10-17drm/i915: Suppress underruns during DP link retrainingVille Syrjälä1-2/+27
2016-10-17drm/i915: Extract intel_crtc_pch_transcoder()Ville Syrjälä2-7/+15
2016-10-17drm/i915: GMBUS don't need no forcewakeVille Syrjälä1-5/+0
2016-10-16drm/i915/gen9: Cleanup skl_pipe_wm_active_stateLyude1-38/+14
2016-10-16drm/i915/gen9: Make skl_wm_level per-planeLyude3-108/+110
2016-10-16drm/i915/skl: Remove linetime from skl_wm_valuesLyude3-10/+6
2016-10-16drm/i915/skl: Move per-pipe ddb allocations into crtc statesLyude4-35/+30
2016-10-14drm/i915: Fix cxsr_latency_table reorgTvrtko Ursulin1-2/+2
2016-10-14drm/i915/gtt: Free unused lower-level page tablesMichał Winiarski1-8/+73
2016-10-14drm/i915/gtt: Split gen8_ppgtt_clear_pte_rangeMichał Winiarski1-49/+58
2016-10-14drm/i915: Remove unused "valid" parameter from pte_encodeMichał Winiarski5-68/+46
2016-10-14drm/i915: Fix mismatched INIT power domain disabling during suspendImre Deak1-2/+2
2016-10-14drm/i915: Make IS_GEN macros only take dev_privTvrtko Ursulin21-124/+126
2016-10-14drm/i915: Make INTEL_GEN only take dev_privTvrtko Ursulin5-11/+11
2016-10-14drm/i915: Make IS_VALLEYVIEW only take dev_privTvrtko Ursulin9-18/+17
2016-10-14drm/i915: Make IS_CHERRYVIEW only take dev_privTvrtko Ursulin14-87/+93
2016-10-14drm/i915: Make IS_G4X only take dev_privTvrtko Ursulin8-30/+33
2016-10-14drm/i915: Make HAS_L3_DPF only take dev_privTvrtko Ursulin2-2/+2
2016-10-14drm/i915: Make IS_BROXTON only take dev_privTvrtko Ursulin13-82/+89
2016-10-14drm/i915: Make IS_SKYLAKE only take dev_privTvrtko Ursulin3-3/+3
2016-10-14drm/i915: Make IS_KABYLAKE only take dev_privTvrtko Ursulin8-25/+25
2016-10-14drm/i915: Make IS_HASWELL only take dev_privTvrtko Ursulin9-27/+24
2016-10-14drm/i915: Make IS_BROADWELL only take dev_privTvrtko Ursulin11-46/+52
2016-10-14drm/i915: Make IS_IVYBRIDGE only take dev_privTvrtko Ursulin7-24/+28
2016-10-14drm/i915: Make INTEL_DEVID only take dev_privTvrtko Ursulin15-142/+151
2016-10-14drm/i915: Make IS_GEN-range macro only take dev_privTvrtko Ursulin1-2/+2
2016-10-14drm/i915: Do not use INTEL_INFO(dev_priv)->ring_mask inside WARNsTvrtko Ursulin1-3/+4
2016-10-14drm/i915: Make HAS_RUNTIME_PM only take dev_privTvrtko Ursulin3-5/+4
2016-10-14drm/i915: Make HAS_GMCH_DISPLAY only take dev_privTvrtko Ursulin7-13/+14
2016-10-14drm/i915: Make INTEL_PCH_TYPE & co only take dev_privTvrtko Ursulin14-100/+107
2016-10-14drm/i915: Make HAS_DDI and HAS_PCH_LPT_LP only take dev_privTvrtko Ursulin8-53/+56
2016-10-14drm/i915/gvt: Support GVT-g on SkylakeZhi Wang1-0/+2
2016-10-14drm/i915/gvt: vGPU command scannerZhi Wang11-4/+3212
2016-10-14drm/i915/gvt: vGPU context switchZhi Wang8-6/+380
2016-10-14drm/i915/gvt: vGPU schedule policy frameworkZhi Wang8-4/+402
2016-10-14drm/i915/gvt: vGPU workload schedulerZhi Wang10-8/+661
2016-10-14drm/i915/gvt: vGPU workload submissionZhi Wang7-6/+449
2016-10-14drm/i915/gvt: vGPU execlist virtualizationZhi Wang6-1/+537
2016-10-14drm/i915/gvt: vGPU display virtualizationZhi Wang12-115/+2277
2016-10-14drm/i915/gvt: vGPU MMIO virtualizationZhi Wang10-10/+1938
2016-10-14drm/i915/gvt: vGPU PCI configuration space virtualizationZhi Wang9-1/+761
2016-10-14drm/i915/gvt: vGPU graphics memory virtualizationZhi Wang10-1/+2860
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.