/* * Marvell 88E6xxx Switch Port Registers support * * Copyright (c) 2008 Marvell Semiconductor * * Copyright (c) 2016 Vivien Didelot * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. */ #include #include "mv88e6xxx.h" #include "port.h" int mv88e6xxx_port_read(struct mv88e6xxx_chip *chip, int port, int reg, u16 *val) { int addr = chip->info->port_base_addr + port; return mv88e6xxx_read(chip, addr, reg, val); } int mv88e6xxx_port_write(struct mv88e6xxx_chip *chip, int port, int reg, u16 val) { int addr = chip->info->port_base_addr + port; return mv88e6xxx_write(chip, addr, reg, val); } /* Offset 0x01: MAC (or PCS or Physical) Control Register * * Link, Duplex and Flow Control have one force bit, one value bit. * * For port's MAC speed, ForceSpd (or SpdValue) bits 1:0 program the value. * Alternative values require the 200BASE (or AltSpeed) bit 12 set. * Newer chips need a ForcedSpd bit 13 set to consider the value. */ static int mv88e6xxx_port_set_rgmii_delay(struct mv88e6xxx_chip *chip, int port, phy_interface_t mode) { u16 reg; int err; err = mv88e6xxx_port_read(chip, port, PORT_PCS_CTRL, ®); if (err) return err; reg &= ~(PORT_PCS_CTRL_RGMII_DELAY_RXCLK | PORT_PCS_CTRL_RGMII_DELAY_TXCLK); switch (mode) { case PHY_INTERFACE_MODE_RGMII_RXID: reg |= PORT_PCS_CTRL_RGMII_DELAY_RXCLK; break; case PHY_INTERFACE_MODE_RGMII_TXID: reg |= PORT_PCS_CTRL_RGMII_DELAY_TXCLK; break; case PHY_INTERFACE_MODE_RGMII_ID: reg |= PORT_PCS_CTRL_RGMII_DELAY_RXCLK | PORT_PCS_CTRL_RGMII_DELAY_TXCLK; break; case PHY_INTERFACE_MODE_RGMII: break; default: return 0; } err = mv88e6xxx_port_write(chip, port, PORT_PCS_CTRL, reg); if (err) return err; netdev_dbg(chip->ds->ports[port].netdev, "delay RXCLK %s, TXCLK %s\n", reg & PORT_PCS_CTRL_RGMII_DELAY_RXCLK ? "yes" : "no", reg & PORT_PCS_CTRL_RGMII_DELAY_TXCLK ? "yes" : "no"); return 0; } int mv88e6352_port_set_rgmii_delay(struct mv88e6xxx_chip *chip, int port, phy_interface_t mode) { if (port < 5) return -EOPNOTSUPP; return mv88e6xxx_port_set_rgmii_delay(chip, port, mode); } int mv88e6390_port_set_rgmii_delay(struct mv88e6xxx_chip *chip, int port, phy_interface_t mode) { if (port != 0) return -EOPNOTSUPP; return mv88e6xxx_port_set_rgmii_delay(chip, port, mode); } int mv88e6xxx_port_set_link(struct mv88e6xxx_chip *chip, int port, int link) { u16 reg; int err; err = mv88e6xxx_port_read(chip, port, PORT_PCS_CTRL, ®); if (err) return err; reg &= ~(PORT_PCS_CTRL_FORCE_LINK | PORT_PCS_CTRL_LINK_UP); switch (link) { case LINK_FORCED_DOWN: reg |= PORT_PCS_CTRL_FORCE_LINK; break; case LINK_FORCED_UP: reg |= PORT_PCS_CTRL_FORCE_LINK | PORT_PCS_CTRL_LINK_UP; break; case LINK_UNFORCED: /* normal link detection */ break; default: return -EINVAL; } err = mv88e6xxx_port_write(chip, port, PORT_PCS_CTRL, reg); if (err) return err; netdev_dbg(chip->ds->ports[port].netdev, "%s link %s\n", reg & PORT_PCS_CTRL_FORCE_LINK ? "Force" : "Unforce", reg & PORT_PCS_CTRL_LINK_UP ? "up" : "down"); return 0; } int mv88e6xxx_port_set_duplex(struct mv88e6xxx_chip *chip, int port, int dup) { u16 reg; int err; err = mv88e6xxx_port_read(chip, port, PORT_PCS_CTRL, ®); if (err) return err; reg &= ~(PORT_PCS_CTRL_FORCE_DUPLEX | PORT_PCS_CTRL_DUPLEX_FULL); switch (dup) { case DUPLEX_HALF: reg |= PORT_PCS_CTRL_FORCE_DUPLEX; break; case DUPLEX_FULL: reg |= PORT_PCS_CTRL_FORCE_DUPLEX | PORT_PCS_CTRL_DUPLEX_FULL; break; case DUPLEX_UNFORCED: /* normal duplex detection */ break; default: return -EINVAL; } err = mv88e6xxx_port_write(chip, port, PORT_PCS_CTRL, reg); if (err) return err; netdev_dbg(chip->ds->ports[port].netdev, "%s %s duplex\n", reg & PORT_PCS_CTRL_FORCE_DUPLEX ? "Force" : "Unforce", reg & PORT_PCS_CTRL_DUPLEX_FULL ? "full" : "half"); return 0; } static int mv88e6xxx_port_set_speed(struct mv88e6xxx_chip *chip, int port, int speed, bool alt_bit, bool force_bit) { u16 reg, ctrl; int err; switch (speed) { case 10: ctrl = PORT_PCS_CTRL_SPEED_10; break; case 100: ctrl = PORT_PCS_CTRL_SPEED_100; break; case 200: if (alt_bit) ctrl = PORT_PCS_CTRL_SPEED_100 | PORT_PCS_CTRL_ALTSPEED; else ctrl = PORT_PCS_CTRL_SPEED_200; break; case 1000: ctrl = PORT_PCS_CTRL_SPEED_1000; break; case 2500: ctrl = PORT_PCS_CTRL_SPEED_10000 | PORT_PCS_CTRL_ALTSPEED; break; case 10000: /* all bits set, fall through... */ case SPEED_UNFORCED: ctrl = PORT_PCS_CTRL_SPEED_UNFORCED; break; default: return -EOPNOTSUPP; } err = mv88e6xxx_port_read(chip, port, PORT_PCS_CTRL, ®); if (err) return err; reg &= ~PORT_PCS_CTRL_SPEED_MASK; if (alt_bit) reg &= ~PORT_PCS_CTRL_ALTSPEED; if (force_bit) { reg &= ~PORT_PCS_CTRL_FORCE_SPEED; if (speed != SPEED_UNFORCED) ctrl |= PORT_PCS_CTRL_FORCE_SPEED; } reg |= ctrl; err = mv88e6xxx_port_write(chip, port, PORT_PCS_CTRL, reg); if (err) return err; if (speed) netdev_dbg(chip->ds->ports[port].netdev, "Speed set to %d Mbps\n", speed); else netdev_dbg(chip->ds->ports[port].netdev, "Speed unforced\n"); return 0; } /* Support 10, 100, 200 Mbps (e.g. 88E6065 family) */ int mv88e6065_port_set_speed(struct mv88e6xxx_chip *chip, int port, int speed) { if (speed == SPEED_MAX) speed = 200; if (speed > 200) return -EOPNOTSUPP; /* Setting 200 Mbps on port 0 to 3 selects 100 Mbps */ return mv88e6xxx_port_set_speed(chip, port, speed, false, false); } /* Support 10, 100, 1000 Mbps (e.g. 88E6185 family) */ int mv88e6185_port_set_speed(struct mv88e6xxx_chip *chip, int port, int speed) { if (speed == SPEED_MAX) speed = 1000; if (speed == 200 || speed > 1000) return -EOPNOTSUPP; return mv88e6xxx_port_set_speed(chip, port, speed, false, false); } /* Support 10, 100, 200, 1000 Mbps (e.g. 88E6352 family) */ int mv88e6352_port_set_speed(struct mv88e6xxx_chip *chip, int port, int speed) { if (speed == SPEED_MAX) speed = 1000; if (speed > 1000) return -EOPNOTSUPP; if (speed == 200 && port < 5) return -EOPNOTSUPP; return mv88e6xxx_port_set_speed(chip, port, speed, true, false); } /* Support 10, 100, 200, 1000, 2500 Mbps (e.g. 88E6390) */ int mv88e6390_port_set_speed(struct mv88e6xxx_chip *chip, int port, int speed) { if (speed == SPEED_MAX) speed = port < 9 ? 1000 : 2500; if (speed > 2500) return -EOPNOTSUPP; if (speed == 200 && port != 0) return -EOPNOTSUPP; if (speed == 2500 && port < 9) return -EOPNOTSUPP; return mv88e6xxx_port_set_speed(chip, port, speed, true, true); } /* Support 10, 100, 200, 1000, 2500, 10000 Mbps (e.g. 88E6190X) */ int mv88e6390x_port_set_speed(struct mv88e6xxx_chip *chip, int port, int speed) { if (speed == SPEED_MAX) speed = port < 9 ? 1000 : 10000; if (speed == 200 && port != 0) return -EOPNOTSUPP; if (speed >= 2500 && port < 9) return -EOPNOTSUPP; return mv88e6xxx_port_set_speed(chip, port, speed, true, true); } int mv88e6390x_port_set_cmode(struct mv88e6xxx_chip *chip, int port, phy_interface_t mode) { u16 reg; u16 cmode; int err; if (mode == PHY_INTERFACE_MODE_NA) return 0; if (port != 9 && port != 10) return -EOPNOTSUPP; switch (mode) { case PHY_INTERFACE_MODE_1000BASEX: cmode = PORT_STATUS_CMODE_1000BASE_X; break; case PHY_INTERFACE_MODE_SGMII: cmode = PORT_STATUS_CMODE_SGMII; break; case PHY_INTERFACE_MODE_2500BASEX: cmode = PORT_STATUS_CMODE_2500BASEX; break; case PHY_INTERFACE_MODE_XGMII: cmode = PORT_STATUS_CMODE_XAUI; break; case PHY_INTERFACE_MODE_RXAUI: cmode = PORT_STATUS_CMODE_RXAUI; break; default: cmode = 0; } if (cmode) { err = mv88e6xxx_port_read(chip, port, PORT_STATUS, ®); if (err) return err; reg &= ~PORT_STATUS_CMODE_MASK; reg |= cmode; err = mv88e6xxx_port_write(chip, port, PORT_STATUS, reg); if (err) return err; } return 0; } int mv88e6xxx_port_get_cmode(struct mv88e6xxx_chip *chip, int port, u8 *cmode) { int err; u16 reg; err = mv88e6xxx_port_read(chip, port, PORT_STATUS, ®); if (err) return err; *cmode = reg & PORT_STATUS_CMODE_MASK; return 0; } /* Offset 0x02: Pause Control * * Do not limit the period of time that this port can be paused for by * the remote end or the period of time that this port can pause the * remote end. */ int mv88e6097_port_pause_config(struct mv88e6xxx_chip *chip, int port) { return mv88e6xxx_port_write(chip, port, PORT_PAUSE_CTRL, 0x0000); } int mv88e6390_port_pause_config(struct mv88e6xxx_chip *chip, int port) { int err; err = mv88e6xxx_port_write(chip, port, PORT_PAUSE_CTRL, PORT_FLOW_CTRL_LIMIT_IN | 0); if (err) return err; return mv88e6xxx_port_write(chip, port, PORT_PAUSE_CTRL, PORT_FLOW_CTRL_LIMIT_OUT | 0); } /* Offset 0x04: Port Control Register */ static const char * const mv88e6xxx_port_state_names[] = { [PORT_CONTROL_STATE_DISABLED] = "Disabled", [PORT_CONTROL_STATE_BLOCKING] = "Blocking/Listening", [PORT_CONTROL_STATE_LEARNING] = "Learning", [PORT_CONTROL_STATE_FORWARDING] = "Forwarding", }; int mv88e6xxx_port_set_state(struct mv88e6xxx_chip *chip, int port, u8 state) { u16 reg; int err; err = mv88e6xxx_port_read(chip, port, PORT_CONTROL, ®); if (err) return err; reg &= ~PORT_CONTROL_STATE_MASK; reg |= state; err = mv88e6xxx_port_write(chip, port, PORT_CONTROL, reg); if (err) return err; netdev_dbg(chip->ds->ports[port].netdev, "PortState set to %s\n", mv88e6xxx_port_state_names[state]); return 0; } int mv88e6xxx_port_set_egress_mode(struct mv88e6xxx_chip *chip, int port, u16 mode) { int err; u16 reg; err = mv88e6xxx_port_read(chip, port, PORT_CONTROL, ®); if (err) return err; reg &= ~PORT_CONTROL_EGRESS_MASK; reg |= mode; return mv88e6xxx_port_write(chip, port, PORT_CONTROL, reg); } int mv88e6085_port_set_frame_mode(struct mv88e6xxx_chip *chip, int port, enum mv88e6xxx_frame_mode mode) { int err; u16 reg; err = mv88e6xxx_port_read(chip, port, PORT_CONTROL, ®); if (err) return err; reg &= ~PORT_CONTROL_FRAME_MODE_DSA; switch (mode) { case MV88E6XXX_FRAME_MODE_NORMAL: reg |= PORT_CONTROL_FRAME_MODE_NORMAL; break; case MV88E6XXX_FRAME_MODE_DSA: reg |= PORT_CONTROL_FRAME_MODE_DSA; break; default: return -EINVAL; } return mv88e6xxx_port_write(chip, port, PORT_CONTROL, reg); } int mv88e6351_port_set_frame_mode(struct mv88e6xxx_chip *chip, int port, enum mv88e6xxx_frame_mode mode) { int err; u16 reg; err = mv88e6xxx_port_read(chip, port, PORT_CONTROL, ®); if (err) return err; reg &= ~PORT_CONTROL_FRAME_MASK; switch (mode) { case MV88E6XXX_FRAME_MODE_NORMAL: reg |= PORT_CONTROL_FRAME_MODE_NORMAL; break; case MV88E6XXX_FRAME_MODE_DSA: reg |= PORT_CONTROL_FRAME_MODE_DSA; break; case MV88E6XXX_FRAME_MODE_PROVIDER: reg |= PORT_CONTROL_FRAME_MODE_PROVIDER; break; case MV88E6XXX_FRAME_MODE_ETHERTYPE: reg |= PORT_CONTROL_FRAME_ETHER_TYPE_DSA; break; default: return -EINVAL; } return mv88e6xxx_port_write(chip, port, PORT_CONTROL, reg); } static int mv88e6185_port_set_forward_unknown(struct mv88e6xxx_chip *chip, int port, bool unicast) { int err; u16 reg; err = mv88e6xxx_port_read(chip, port, PORT_CONTROL, ®); if (err) return err; if (unicast) reg |= PORT_CONTROL_FORWARD_UNKNOWN; else reg &= ~PORT_CONTROL_FORWARD_UNKNOWN; return mv88e6xxx_port_write(chip, port, PORT_CONTROL, reg); } int mv88e6352_port_set_egress_floods(struct mv88e6xxx_chip *chip, int port, bool unicast, bool multicast) { int err; u16 reg; err = mv88e6xxx_port_read(chip, port, PORT_CONTROL, ®); if (err) return err; reg &= ~PORT_CONTROL_EGRESS_FLOODS_MASK; if (unicast && multicast) reg |= PORT_CONTROL_EGRESS_FLOODS_ALL_UNKNOWN_DA; else if (unicast) reg |= PORT_CONTROL_EGRESS_FLOODS_NO_UNKNOWN_MC_DA; else if (multicast) reg |= PORT_CONTROL_EGRESS_FLOODS_NO_UNKNOWN_UC_DA; else reg |= PORT_CONTROL_EGRESS_FLOODS_NO_UNKNOWN_DA; return mv88e6xxx_port_write(chip, port, PORT_CONTROL, reg); } /* Offset 0x05: Port Control 1 */ int mv88e6xxx_port_set_message_port(struct mv88e6xxx_chip *chip, int port, bool message_port) { u16 val; int err; err = mv88e6xxx_port_read(chip, port, PORT_CONTROL_1, &val); if (err) return err; if (message_port) val |= PORT_CONTROL_1_MESSAGE_PORT; else val &= ~PORT_CONTROL_1_MESSAGE_PORT; return mv88e6xxx_port_write(chip, port, PORT_CONTROL_1, val); } /* Offset 0x06: Port Based VLAN Map */ int mv88e6xxx_port_set_vlan_map(struct mv88e6xxx_chip *chip, int port, u16 map) { const u16 mask = mv88e6xxx_port_mask(chip); u16 reg; int err; err = mv88e6xxx_port_read(chip, port, PORT_BASE_VLAN, ®); if (err) return err; reg &= ~mask; reg |= map & mask; err = mv88e6xxx_port_write(chip, port, PORT_BASE_VLAN, reg); if (err) return err; netdev_dbg(chip->ds->ports[port].netdev, "VLANTable set to %.3x\n", map); return 0; } int mv88e6xxx_port_get_fid(struct mv88e6xxx_chip *chip, int port, u16 *fid) { const u16 upper_mask = (mv88e6xxx_num_databases(chip) - 1) >> 4; u16 reg; int err; /* Port's default FID lower 4 bits are located in reg 0x06, offset 12 */ err = mv88e6xxx_port_read(chip, port, PORT_BASE_VLAN, ®); if (err) return err; *fid = (reg & 0xf000) >> 12; /* Port's default FID upper bits are located in reg 0x05, offset 0 */ if (upper_mask) { err = mv88e6xxx_port_read(chip, port, PORT_CONTROL_1, ®); if (err) return err; *fid |= (reg & upper_mask) << 4; } return 0; } int mv88e6xxx_port_set_fid(struct mv88e6xxx_chip *chip, int port, u16 fid) { const u16 upper_mask = (mv88e6xxx_num_databases(chip) - 1) >> 4; u16 reg; int err; if (fid >= mv88e6xxx_num_databases(chip)) return -EINVAL; /* Port's default FID lower 4 bits are located in reg 0x06, offset 12 */ err = mv88e6xxx_port_read(chip, port, PORT_BASE_VLAN, ®); if (err) return err; reg &= 0x0fff; reg |= (fid & 0x000f) << 12; err = mv88e6xxx_port_write(chip, port, PORT_BASE_VLAN, reg); if (err) return err; /* Port's default FID upper bits are located in reg 0x05, offset 0 */ if (upper_mask) { err = mv88e6xxx_port_read(chip, port, PORT_CONTROL_1, ®); if (err) return err; reg &= ~upper_mask; reg |= (fid >> 4) & upper_mask; err = mv88e6xxx_port_write(chip, port, PORT_CONTROL_1, reg); if (err) return err; } netdev_dbg(chip->ds->ports[port].netdev, "FID set to %u\n", fid); return 0; } /* Offset 0x07: Default Port VLAN ID & Priority */ int mv88e6xxx_port_get_pvid(struct mv88e6xxx_chip *chip, int port, u16 *pvid) { u16 reg; int err; err = mv88e6xxx_port_read(chip, port, PORT_DEFAULT_VLAN, ®); if (err) return err; *pvid = reg & PORT_DEFAULT_VLAN_MASK; return 0; } int mv88e6xxx_port_set_pvid(struct mv88e6xxx_chip *chip, int port, u16 pvid) { u16 reg; int err; err = mv88e6xxx_port_read(chip, port, PORT_DEFAULT_VLAN, ®); if (err) return err; reg &= ~PORT_DEFAULT_VLAN_MASK; reg |= pvid & PORT_DEFAULT_VLAN_MASK; err = mv88e6xxx_port_write(chip, port, PORT_DEFAULT_VLAN, reg); if (err) return err; netdev_dbg(chip->ds->ports[port].netdev, "DefaultVID set to %u\n", pvid); return 0; } /* Offset 0x08: Port Control 2 Register */ static const char * const mv88e6xxx_port_8021q_mode_names[] = { [PORT_CONTROL_2_8021Q_DISABLED] = "Disabled", [PORT_CONTROL_2_8021Q_FALLBACK] = "Fallback", [PORT_CONTROL_2_8021Q_CHECK] = "Check", [PORT_CONTROL_2_8021Q_SECURE] = "Secure", }; static int mv88e6185_port_set_default_forward(struct mv88e6xxx_chip *chip, int port, bool multicast) { int err; u16 reg; err = mv88e6xxx_port_read(chip, port, PORT_CONTROL_2, ®); if (err) return err; if (multicast) reg |= PORT_CONTROL_2_DEFAULT_FORWARD; else reg &= ~PORT_CONTROL_2_DEFAULT_FORWARD; return mv88e6xxx_port_write(chip, port, PORT_CONTROL_2, reg); } int mv88e6185_port_set_egress_floods(struct mv88e6xxx_chip *chip, int port, bool unicast, bool multicast) { int err; err = mv88e6185_port_set_forward_unknown(chip, port, unicast); if (err) return err; return mv88e6185_port_set_default_forward(chip, port, multicast); } int mv88e6095_port_set_upstream_port(struct mv88e6xxx_chip *chip, int port, int upstream_port) { int err; u16 reg; err = mv88e6xxx_port_read(chip, port, PORT_CONTROL_2, ®); if (err) return err; reg &= ~PORT_CONTROL_2_UPSTREAM_MASK; reg |= upstream_port; return mv88e6xxx_port_write(chip, port, PORT_CONTROL_2, reg); } int mv88e6xxx_port_set_8021q_mode(struct mv88e6xxx_chip *chip, int port, u16 mode) { u16 reg; int err; err = mv88e6xxx_port_read(chip, port, PORT_CONTROL_2, ®); if (err) return err; reg &= ~PORT_CONTROL_2_8021Q_MASK; reg |= mode & PORT_CONTROL_2_8021Q_MASK; err = mv88e6xxx_port_write(chip, port, PORT_CONTROL_2, reg); if (err) return err; netdev_dbg(chip->ds->ports[port].netdev, "802.1QMode set to %s\n", mv88e6xxx_port_8021q_mode_names[mode]); return 0; } int mv88e6xxx_port_set_map_da(struct mv88e6xxx_chip *chip, int port) { u16 reg; int err; err = mv88e6xxx_port_read(chip, port, PORT_CONTROL_2, ®); if (err) return err; reg |= PORT_CONTROL_2_MAP_DA; return mv88e6xxx_port_write(chip, port, PORT_CONTROL_2, reg); } int mv88e6165_port_jumbo_config(struct mv88e6xxx_chip *chip, int port) { u16 reg; int err; err = mv88e6xxx_port_read(chip, port, PORT_CONTROL_2, ®); if (err) return err; reg |= PORT_CONTROL_2_JUMBO_10240; return mv88e6xxx_port_write(chip, port, PORT_CONTROL_2, reg); } /* Offset 0x09: Port Rate Control */ int mv88e6095_port_egress_rate_limiting(struct mv88e6xxx_chip *chip, int port) { return mv88e6xxx_port_write(chip, port, PORT_RATE_CONTROL, 0x0000); } int mv88e6097_port_egress_rate_limiting(struct mv88e6xxx_chip *chip, int port) { return mv88e6xxx_port_write(chip, port, PORT_RATE_CONTROL, 0x0001); } /* Offset 0x0C: Port ATU Control */ int mv88e6xxx_port_disable_learn_limit(struct mv88e6xxx_chip *chip, int port) { return mv88e6xxx_port_write(chip, port, PORT_ATU_CONTROL, 0); } /* Offset 0x0D: (Priority) Override Register */ int mv88e6xxx_port_disable_pri_override(struct mv88e6xxx_chip *chip, int port) { return mv88e6xxx_port_write(chip, port, PORT_PRI_OVERRIDE, 0); } /* Offset 0x0f: Port Ether type */ int mv88e6351_port_set_ether_type(struct mv88e6xxx_chip *chip, int port, u16 etype) { return mv88e6xxx_port_write(chip, port, PORT_ETH_TYPE, etype); } /* Offset 0x18: Port IEEE Priority Remapping Registers [0-3] * Offset 0x19: Port IEEE Priority Remapping Registers [4-7] */ int mv88e6095_port_tag_remap(struct mv88e6xxx_chip *chip, int port) { int err; /* Use a direct priority mapping for all IEEE tagged frames */ err = mv88e6xxx_port_write(chip, port, PORT_TAG_REGMAP_0123, 0x3210); if (err) return err; return mv88e6xxx_port_write(chip, port, PORT_TAG_REGMAP_4567, 0x7654); } static int mv88e6xxx_port_ieeepmt_write(struct mv88e6xxx_chip *chip, int port, u16 table, u8 pointer, u16 data) { u16 reg; reg = PORT_IEEE_PRIO_MAP_TABLE_UPDATE | table | (pointer << PORT_IEEE_PRIO_MAP_TABLE_POINTER_SHIFT) | data; return mv88e6xxx_port_write(chip, port, PORT_IEEE_PRIO_MAP_TABLE, reg); } int mv88e6390_port_tag_remap(struct mv88e6xxx_chip *chip, int port) { int err, i; for (i = 0; i <= 7; i++) { err = mv88e6xxx_port_ieeepmt_write( chip, port, PORT_IEEE_PRIO_MAP_TABLE_INGRESS_PCP, i, (i | i << 4)); if (err) return err; err = mv88e6xxx_port_ieeepmt_write( chip, port, PORT_IEEE_PRIO_MAP_TABLE_EGRESS_GREEN_PCP, i, i); if (err) return err; err = mv88e6xxx_port_ieeepmt_write( chip, port, PORT_IEEE_PRIO_MAP_TABLE_EGRESS_YELLOW_PCP, i, i); if (err) return err; err = mv88e6xxx_port_ieeepmt_write( chip, port, PORT_IEEE_PRIO_MAP_TABLE_EGRESS_AVB_PCP, i, i); if (err) return err; } return 0; }