blob: 6c23f8b96e7ef371bfa6b142efdc81e1d481896d (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
|
/* SPDX-License-Identifier: GPL-2.0
*
* Copyright 2016-2018 HabanaLabs, Ltd.
* All Rights Reserved.
*
*/
/************************************
** This is an auto-generated file **
** DO NOT EDIT BELOW **
************************************/
#ifndef ASIC_REG_MME1_RTR_MASKS_H_
#define ASIC_REG_MME1_RTR_MASKS_H_
/*
*****************************************
* MME1_RTR (Prototype: MME_RTR)
*****************************************
*/
/* MME1_RTR_HBW_RD_RQ_E_ARB */
#define MME1_RTR_HBW_RD_RQ_E_ARB_W_SHIFT 0
#define MME1_RTR_HBW_RD_RQ_E_ARB_W_MASK 0x7
#define MME1_RTR_HBW_RD_RQ_E_ARB_S_SHIFT 8
#define MME1_RTR_HBW_RD_RQ_E_ARB_S_MASK 0x700
#define MME1_RTR_HBW_RD_RQ_E_ARB_N_SHIFT 16
#define MME1_RTR_HBW_RD_RQ_E_ARB_N_MASK 0x70000
#define MME1_RTR_HBW_RD_RQ_E_ARB_L_SHIFT 24
#define MME1_RTR_HBW_RD_RQ_E_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_RD_RQ_W_ARB */
#define MME1_RTR_HBW_RD_RQ_W_ARB_E_SHIFT 0
#define MME1_RTR_HBW_RD_RQ_W_ARB_E_MASK 0x7
#define MME1_RTR_HBW_RD_RQ_W_ARB_S_SHIFT 8
#define MME1_RTR_HBW_RD_RQ_W_ARB_S_MASK 0x700
#define MME1_RTR_HBW_RD_RQ_W_ARB_N_SHIFT 16
#define MME1_RTR_HBW_RD_RQ_W_ARB_N_MASK 0x70000
#define MME1_RTR_HBW_RD_RQ_W_ARB_L_SHIFT 24
#define MME1_RTR_HBW_RD_RQ_W_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_RD_RQ_N_ARB */
#define MME1_RTR_HBW_RD_RQ_N_ARB_W_SHIFT 0
#define MME1_RTR_HBW_RD_RQ_N_ARB_W_MASK 0x7
#define MME1_RTR_HBW_RD_RQ_N_ARB_E_SHIFT 8
#define MME1_RTR_HBW_RD_RQ_N_ARB_E_MASK 0x700
#define MME1_RTR_HBW_RD_RQ_N_ARB_S_SHIFT 16
#define MME1_RTR_HBW_RD_RQ_N_ARB_S_MASK 0x70000
#define MME1_RTR_HBW_RD_RQ_N_ARB_L_SHIFT 24
#define MME1_RTR_HBW_RD_RQ_N_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_RD_RQ_S_ARB */
#define MME1_RTR_HBW_RD_RQ_S_ARB_W_SHIFT 0
#define MME1_RTR_HBW_RD_RQ_S_ARB_W_MASK 0x7
#define MME1_RTR_HBW_RD_RQ_S_ARB_E_SHIFT 8
#define MME1_RTR_HBW_RD_RQ_S_ARB_E_MASK 0x700
#define MME1_RTR_HBW_RD_RQ_S_ARB_N_SHIFT 16
#define MME1_RTR_HBW_RD_RQ_S_ARB_N_MASK 0x70000
#define MME1_RTR_HBW_RD_RQ_S_ARB_L_SHIFT 24
#define MME1_RTR_HBW_RD_RQ_S_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_RD_RQ_L_ARB */
#define MME1_RTR_HBW_RD_RQ_L_ARB_W_SHIFT 0
#define MME1_RTR_HBW_RD_RQ_L_ARB_W_MASK 0x7
#define MME1_RTR_HBW_RD_RQ_L_ARB_E_SHIFT 8
#define MME1_RTR_HBW_RD_RQ_L_ARB_E_MASK 0x700
#define MME1_RTR_HBW_RD_RQ_L_ARB_S_SHIFT 16
#define MME1_RTR_HBW_RD_RQ_L_ARB_S_MASK 0x70000
#define MME1_RTR_HBW_RD_RQ_L_ARB_N_SHIFT 24
#define MME1_RTR_HBW_RD_RQ_L_ARB_N_MASK 0x7000000
/* MME1_RTR_HBW_E_ARB_MAX */
#define MME1_RTR_HBW_E_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_HBW_E_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_HBW_W_ARB_MAX */
#define MME1_RTR_HBW_W_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_HBW_W_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_HBW_N_ARB_MAX */
#define MME1_RTR_HBW_N_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_HBW_N_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_HBW_S_ARB_MAX */
#define MME1_RTR_HBW_S_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_HBW_S_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_HBW_L_ARB_MAX */
#define MME1_RTR_HBW_L_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_HBW_L_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_HBW_RD_RS_MAX_CREDIT */
#define MME1_RTR_HBW_RD_RS_MAX_CREDIT_A_SHIFT 0
#define MME1_RTR_HBW_RD_RS_MAX_CREDIT_A_MASK 0x3F
#define MME1_RTR_HBW_RD_RS_MAX_CREDIT_B_SHIFT 8
#define MME1_RTR_HBW_RD_RS_MAX_CREDIT_B_MASK 0x3F00
/* MME1_RTR_HBW_WR_RQ_MAX_CREDIT */
#define MME1_RTR_HBW_WR_RQ_MAX_CREDIT_VAL_SHIFT 0
#define MME1_RTR_HBW_WR_RQ_MAX_CREDIT_VAL_MASK 0x3F
/* MME1_RTR_HBW_RD_RQ_MAX_CREDIT */
#define MME1_RTR_HBW_RD_RQ_MAX_CREDIT_A_SHIFT 0
#define MME1_RTR_HBW_RD_RQ_MAX_CREDIT_A_MASK 0x3F
#define MME1_RTR_HBW_RD_RQ_MAX_CREDIT_B_SHIFT 8
#define MME1_RTR_HBW_RD_RQ_MAX_CREDIT_B_MASK 0x3F00
#define MME1_RTR_HBW_RD_RQ_MAX_CREDIT_IC_SHIFT 16
#define MME1_RTR_HBW_RD_RQ_MAX_CREDIT_IC_MASK 0x3F0000
/* MME1_RTR_HBW_RD_RS_E_ARB */
#define MME1_RTR_HBW_RD_RS_E_ARB_W_SHIFT 0
#define MME1_RTR_HBW_RD_RS_E_ARB_W_MASK 0x7
#define MME1_RTR_HBW_RD_RS_E_ARB_S_SHIFT 8
#define MME1_RTR_HBW_RD_RS_E_ARB_S_MASK 0x700
#define MME1_RTR_HBW_RD_RS_E_ARB_N_SHIFT 16
#define MME1_RTR_HBW_RD_RS_E_ARB_N_MASK 0x70000
#define MME1_RTR_HBW_RD_RS_E_ARB_L_SHIFT 24
#define MME1_RTR_HBW_RD_RS_E_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_RD_RS_W_ARB */
#define MME1_RTR_HBW_RD_RS_W_ARB_E_SHIFT 0
#define MME1_RTR_HBW_RD_RS_W_ARB_E_MASK 0x7
#define MME1_RTR_HBW_RD_RS_W_ARB_S_SHIFT 8
#define MME1_RTR_HBW_RD_RS_W_ARB_S_MASK 0x700
#define MME1_RTR_HBW_RD_RS_W_ARB_N_SHIFT 16
#define MME1_RTR_HBW_RD_RS_W_ARB_N_MASK 0x70000
#define MME1_RTR_HBW_RD_RS_W_ARB_L_SHIFT 24
#define MME1_RTR_HBW_RD_RS_W_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_RD_RS_N_ARB */
#define MME1_RTR_HBW_RD_RS_N_ARB_W_SHIFT 0
#define MME1_RTR_HBW_RD_RS_N_ARB_W_MASK 0x7
#define MME1_RTR_HBW_RD_RS_N_ARB_E_SHIFT 8
#define MME1_RTR_HBW_RD_RS_N_ARB_E_MASK 0x700
#define MME1_RTR_HBW_RD_RS_N_ARB_S_SHIFT 16
#define MME1_RTR_HBW_RD_RS_N_ARB_S_MASK 0x70000
#define MME1_RTR_HBW_RD_RS_N_ARB_L_SHIFT 24
#define MME1_RTR_HBW_RD_RS_N_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_RD_RS_S_ARB */
#define MME1_RTR_HBW_RD_RS_S_ARB_W_SHIFT 0
#define MME1_RTR_HBW_RD_RS_S_ARB_W_MASK 0x7
#define MME1_RTR_HBW_RD_RS_S_ARB_E_SHIFT 8
#define MME1_RTR_HBW_RD_RS_S_ARB_E_MASK 0x700
#define MME1_RTR_HBW_RD_RS_S_ARB_N_SHIFT 16
#define MME1_RTR_HBW_RD_RS_S_ARB_N_MASK 0x70000
#define MME1_RTR_HBW_RD_RS_S_ARB_L_SHIFT 24
#define MME1_RTR_HBW_RD_RS_S_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_RD_RS_L_ARB */
#define MME1_RTR_HBW_RD_RS_L_ARB_W_SHIFT 0
#define MME1_RTR_HBW_RD_RS_L_ARB_W_MASK 0x7
#define MME1_RTR_HBW_RD_RS_L_ARB_E_SHIFT 8
#define MME1_RTR_HBW_RD_RS_L_ARB_E_MASK 0x700
#define MME1_RTR_HBW_RD_RS_L_ARB_S_SHIFT 16
#define MME1_RTR_HBW_RD_RS_L_ARB_S_MASK 0x70000
#define MME1_RTR_HBW_RD_RS_L_ARB_N_SHIFT 24
#define MME1_RTR_HBW_RD_RS_L_ARB_N_MASK 0x7000000
/* MME1_RTR_HBW_WR_RQ_E_ARB */
#define MME1_RTR_HBW_WR_RQ_E_ARB_W_SHIFT 0
#define MME1_RTR_HBW_WR_RQ_E_ARB_W_MASK 0x7
#define MME1_RTR_HBW_WR_RQ_E_ARB_S_SHIFT 8
#define MME1_RTR_HBW_WR_RQ_E_ARB_S_MASK 0x700
#define MME1_RTR_HBW_WR_RQ_E_ARB_N_SHIFT 16
#define MME1_RTR_HBW_WR_RQ_E_ARB_N_MASK 0x70000
#define MME1_RTR_HBW_WR_RQ_E_ARB_L_SHIFT 24
#define MME1_RTR_HBW_WR_RQ_E_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_WR_RQ_W_ARB */
#define MME1_RTR_HBW_WR_RQ_W_ARB_E_SHIFT 0
#define MME1_RTR_HBW_WR_RQ_W_ARB_E_MASK 0x7
#define MME1_RTR_HBW_WR_RQ_W_ARB_S_SHIFT 8
#define MME1_RTR_HBW_WR_RQ_W_ARB_S_MASK 0x700
#define MME1_RTR_HBW_WR_RQ_W_ARB_N_SHIFT 16
#define MME1_RTR_HBW_WR_RQ_W_ARB_N_MASK 0x70000
#define MME1_RTR_HBW_WR_RQ_W_ARB_L_SHIFT 24
#define MME1_RTR_HBW_WR_RQ_W_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_WR_RQ_N_ARB */
#define MME1_RTR_HBW_WR_RQ_N_ARB_W_SHIFT 0
#define MME1_RTR_HBW_WR_RQ_N_ARB_W_MASK 0x7
#define MME1_RTR_HBW_WR_RQ_N_ARB_E_SHIFT 8
#define MME1_RTR_HBW_WR_RQ_N_ARB_E_MASK 0x700
#define MME1_RTR_HBW_WR_RQ_N_ARB_S_SHIFT 16
#define MME1_RTR_HBW_WR_RQ_N_ARB_S_MASK 0x70000
#define MME1_RTR_HBW_WR_RQ_N_ARB_L_SHIFT 24
#define MME1_RTR_HBW_WR_RQ_N_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_WR_RQ_S_ARB */
#define MME1_RTR_HBW_WR_RQ_S_ARB_W_SHIFT 0
#define MME1_RTR_HBW_WR_RQ_S_ARB_W_MASK 0x7
#define MME1_RTR_HBW_WR_RQ_S_ARB_E_SHIFT 8
#define MME1_RTR_HBW_WR_RQ_S_ARB_E_MASK 0x700
#define MME1_RTR_HBW_WR_RQ_S_ARB_N_SHIFT 16
#define MME1_RTR_HBW_WR_RQ_S_ARB_N_MASK 0x70000
#define MME1_RTR_HBW_WR_RQ_S_ARB_L_SHIFT 24
#define MME1_RTR_HBW_WR_RQ_S_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_WR_RQ_L_ARB */
#define MME1_RTR_HBW_WR_RQ_L_ARB_W_SHIFT 0
#define MME1_RTR_HBW_WR_RQ_L_ARB_W_MASK 0x7
#define MME1_RTR_HBW_WR_RQ_L_ARB_E_SHIFT 8
#define MME1_RTR_HBW_WR_RQ_L_ARB_E_MASK 0x700
#define MME1_RTR_HBW_WR_RQ_L_ARB_S_SHIFT 16
#define MME1_RTR_HBW_WR_RQ_L_ARB_S_MASK 0x70000
#define MME1_RTR_HBW_WR_RQ_L_ARB_N_SHIFT 24
#define MME1_RTR_HBW_WR_RQ_L_ARB_N_MASK 0x7000000
/* MME1_RTR_HBW_WR_RS_E_ARB */
#define MME1_RTR_HBW_WR_RS_E_ARB_W_SHIFT 0
#define MME1_RTR_HBW_WR_RS_E_ARB_W_MASK 0x7
#define MME1_RTR_HBW_WR_RS_E_ARB_S_SHIFT 8
#define MME1_RTR_HBW_WR_RS_E_ARB_S_MASK 0x700
#define MME1_RTR_HBW_WR_RS_E_ARB_N_SHIFT 16
#define MME1_RTR_HBW_WR_RS_E_ARB_N_MASK 0x70000
#define MME1_RTR_HBW_WR_RS_E_ARB_L_SHIFT 24
#define MME1_RTR_HBW_WR_RS_E_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_WR_RS_W_ARB */
#define MME1_RTR_HBW_WR_RS_W_ARB_E_SHIFT 0
#define MME1_RTR_HBW_WR_RS_W_ARB_E_MASK 0x7
#define MME1_RTR_HBW_WR_RS_W_ARB_S_SHIFT 8
#define MME1_RTR_HBW_WR_RS_W_ARB_S_MASK 0x700
#define MME1_RTR_HBW_WR_RS_W_ARB_N_SHIFT 16
#define MME1_RTR_HBW_WR_RS_W_ARB_N_MASK 0x70000
#define MME1_RTR_HBW_WR_RS_W_ARB_L_SHIFT 24
#define MME1_RTR_HBW_WR_RS_W_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_WR_RS_N_ARB */
#define MME1_RTR_HBW_WR_RS_N_ARB_W_SHIFT 0
#define MME1_RTR_HBW_WR_RS_N_ARB_W_MASK 0x7
#define MME1_RTR_HBW_WR_RS_N_ARB_E_SHIFT 8
#define MME1_RTR_HBW_WR_RS_N_ARB_E_MASK 0x700
#define MME1_RTR_HBW_WR_RS_N_ARB_S_SHIFT 16
#define MME1_RTR_HBW_WR_RS_N_ARB_S_MASK 0x70000
#define MME1_RTR_HBW_WR_RS_N_ARB_L_SHIFT 24
#define MME1_RTR_HBW_WR_RS_N_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_WR_RS_S_ARB */
#define MME1_RTR_HBW_WR_RS_S_ARB_W_SHIFT 0
#define MME1_RTR_HBW_WR_RS_S_ARB_W_MASK 0x7
#define MME1_RTR_HBW_WR_RS_S_ARB_E_SHIFT 8
#define MME1_RTR_HBW_WR_RS_S_ARB_E_MASK 0x700
#define MME1_RTR_HBW_WR_RS_S_ARB_N_SHIFT 16
#define MME1_RTR_HBW_WR_RS_S_ARB_N_MASK 0x70000
#define MME1_RTR_HBW_WR_RS_S_ARB_L_SHIFT 24
#define MME1_RTR_HBW_WR_RS_S_ARB_L_MASK 0x7000000
/* MME1_RTR_HBW_WR_RS_L_ARB */
#define MME1_RTR_HBW_WR_RS_L_ARB_W_SHIFT 0
#define MME1_RTR_HBW_WR_RS_L_ARB_W_MASK 0x7
#define MME1_RTR_HBW_WR_RS_L_ARB_E_SHIFT 8
#define MME1_RTR_HBW_WR_RS_L_ARB_E_MASK 0x700
#define MME1_RTR_HBW_WR_RS_L_ARB_S_SHIFT 16
#define MME1_RTR_HBW_WR_RS_L_ARB_S_MASK 0x70000
#define MME1_RTR_HBW_WR_RS_L_ARB_N_SHIFT 24
#define MME1_RTR_HBW_WR_RS_L_ARB_N_MASK 0x7000000
/* MME1_RTR_LBW_RD_RQ_E_ARB */
#define MME1_RTR_LBW_RD_RQ_E_ARB_W_SHIFT 0
#define MME1_RTR_LBW_RD_RQ_E_ARB_W_MASK 0x7
#define MME1_RTR_LBW_RD_RQ_E_ARB_S_SHIFT 8
#define MME1_RTR_LBW_RD_RQ_E_ARB_S_MASK 0x700
#define MME1_RTR_LBW_RD_RQ_E_ARB_N_SHIFT 16
#define MME1_RTR_LBW_RD_RQ_E_ARB_N_MASK 0x70000
#define MME1_RTR_LBW_RD_RQ_E_ARB_L_SHIFT 24
#define MME1_RTR_LBW_RD_RQ_E_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_RD_RQ_W_ARB */
#define MME1_RTR_LBW_RD_RQ_W_ARB_E_SHIFT 0
#define MME1_RTR_LBW_RD_RQ_W_ARB_E_MASK 0x7
#define MME1_RTR_LBW_RD_RQ_W_ARB_S_SHIFT 8
#define MME1_RTR_LBW_RD_RQ_W_ARB_S_MASK 0x700
#define MME1_RTR_LBW_RD_RQ_W_ARB_N_SHIFT 16
#define MME1_RTR_LBW_RD_RQ_W_ARB_N_MASK 0x70000
#define MME1_RTR_LBW_RD_RQ_W_ARB_L_SHIFT 24
#define MME1_RTR_LBW_RD_RQ_W_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_RD_RQ_N_ARB */
#define MME1_RTR_LBW_RD_RQ_N_ARB_W_SHIFT 0
#define MME1_RTR_LBW_RD_RQ_N_ARB_W_MASK 0x7
#define MME1_RTR_LBW_RD_RQ_N_ARB_E_SHIFT 8
#define MME1_RTR_LBW_RD_RQ_N_ARB_E_MASK 0x700
#define MME1_RTR_LBW_RD_RQ_N_ARB_S_SHIFT 16
#define MME1_RTR_LBW_RD_RQ_N_ARB_S_MASK 0x70000
#define MME1_RTR_LBW_RD_RQ_N_ARB_L_SHIFT 24
#define MME1_RTR_LBW_RD_RQ_N_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_RD_RQ_S_ARB */
#define MME1_RTR_LBW_RD_RQ_S_ARB_W_SHIFT 0
#define MME1_RTR_LBW_RD_RQ_S_ARB_W_MASK 0x7
#define MME1_RTR_LBW_RD_RQ_S_ARB_E_SHIFT 8
#define MME1_RTR_LBW_RD_RQ_S_ARB_E_MASK 0x700
#define MME1_RTR_LBW_RD_RQ_S_ARB_N_SHIFT 16
#define MME1_RTR_LBW_RD_RQ_S_ARB_N_MASK 0x70000
#define MME1_RTR_LBW_RD_RQ_S_ARB_L_SHIFT 24
#define MME1_RTR_LBW_RD_RQ_S_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_RD_RQ_L_ARB */
#define MME1_RTR_LBW_RD_RQ_L_ARB_W_SHIFT 0
#define MME1_RTR_LBW_RD_RQ_L_ARB_W_MASK 0x7
#define MME1_RTR_LBW_RD_RQ_L_ARB_E_SHIFT 8
#define MME1_RTR_LBW_RD_RQ_L_ARB_E_MASK 0x700
#define MME1_RTR_LBW_RD_RQ_L_ARB_S_SHIFT 16
#define MME1_RTR_LBW_RD_RQ_L_ARB_S_MASK 0x70000
#define MME1_RTR_LBW_RD_RQ_L_ARB_N_SHIFT 24
#define MME1_RTR_LBW_RD_RQ_L_ARB_N_MASK 0x7000000
/* MME1_RTR_LBW_E_ARB_MAX */
#define MME1_RTR_LBW_E_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_LBW_E_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_LBW_W_ARB_MAX */
#define MME1_RTR_LBW_W_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_LBW_W_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_LBW_N_ARB_MAX */
#define MME1_RTR_LBW_N_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_LBW_N_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_LBW_S_ARB_MAX */
#define MME1_RTR_LBW_S_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_LBW_S_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_LBW_L_ARB_MAX */
#define MME1_RTR_LBW_L_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_LBW_L_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_LBW_SRAM_MAX_CREDIT */
#define MME1_RTR_LBW_SRAM_MAX_CREDIT_MSTR_SHIFT 0
#define MME1_RTR_LBW_SRAM_MAX_CREDIT_MSTR_MASK 0x3F
#define MME1_RTR_LBW_SRAM_MAX_CREDIT_SLV_SHIFT 8
#define MME1_RTR_LBW_SRAM_MAX_CREDIT_SLV_MASK 0x3F00
/* MME1_RTR_LBW_RD_RS_E_ARB */
#define MME1_RTR_LBW_RD_RS_E_ARB_W_SHIFT 0
#define MME1_RTR_LBW_RD_RS_E_ARB_W_MASK 0x7
#define MME1_RTR_LBW_RD_RS_E_ARB_S_SHIFT 8
#define MME1_RTR_LBW_RD_RS_E_ARB_S_MASK 0x700
#define MME1_RTR_LBW_RD_RS_E_ARB_N_SHIFT 16
#define MME1_RTR_LBW_RD_RS_E_ARB_N_MASK 0x70000
#define MME1_RTR_LBW_RD_RS_E_ARB_L_SHIFT 24
#define MME1_RTR_LBW_RD_RS_E_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_RD_RS_W_ARB */
#define MME1_RTR_LBW_RD_RS_W_ARB_E_SHIFT 0
#define MME1_RTR_LBW_RD_RS_W_ARB_E_MASK 0x7
#define MME1_RTR_LBW_RD_RS_W_ARB_S_SHIFT 8
#define MME1_RTR_LBW_RD_RS_W_ARB_S_MASK 0x700
#define MME1_RTR_LBW_RD_RS_W_ARB_N_SHIFT 16
#define MME1_RTR_LBW_RD_RS_W_ARB_N_MASK 0x70000
#define MME1_RTR_LBW_RD_RS_W_ARB_L_SHIFT 24
#define MME1_RTR_LBW_RD_RS_W_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_RD_RS_N_ARB */
#define MME1_RTR_LBW_RD_RS_N_ARB_W_SHIFT 0
#define MME1_RTR_LBW_RD_RS_N_ARB_W_MASK 0x7
#define MME1_RTR_LBW_RD_RS_N_ARB_E_SHIFT 8
#define MME1_RTR_LBW_RD_RS_N_ARB_E_MASK 0x700
#define MME1_RTR_LBW_RD_RS_N_ARB_S_SHIFT 16
#define MME1_RTR_LBW_RD_RS_N_ARB_S_MASK 0x70000
#define MME1_RTR_LBW_RD_RS_N_ARB_L_SHIFT 24
#define MME1_RTR_LBW_RD_RS_N_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_RD_RS_S_ARB */
#define MME1_RTR_LBW_RD_RS_S_ARB_W_SHIFT 0
#define MME1_RTR_LBW_RD_RS_S_ARB_W_MASK 0x7
#define MME1_RTR_LBW_RD_RS_S_ARB_E_SHIFT 8
#define MME1_RTR_LBW_RD_RS_S_ARB_E_MASK 0x700
#define MME1_RTR_LBW_RD_RS_S_ARB_N_SHIFT 16
#define MME1_RTR_LBW_RD_RS_S_ARB_N_MASK 0x70000
#define MME1_RTR_LBW_RD_RS_S_ARB_L_SHIFT 24
#define MME1_RTR_LBW_RD_RS_S_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_RD_RS_L_ARB */
#define MME1_RTR_LBW_RD_RS_L_ARB_W_SHIFT 0
#define MME1_RTR_LBW_RD_RS_L_ARB_W_MASK 0x7
#define MME1_RTR_LBW_RD_RS_L_ARB_E_SHIFT 8
#define MME1_RTR_LBW_RD_RS_L_ARB_E_MASK 0x700
#define MME1_RTR_LBW_RD_RS_L_ARB_S_SHIFT 16
#define MME1_RTR_LBW_RD_RS_L_ARB_S_MASK 0x70000
#define MME1_RTR_LBW_RD_RS_L_ARB_N_SHIFT 24
#define MME1_RTR_LBW_RD_RS_L_ARB_N_MASK 0x7000000
/* MME1_RTR_LBW_WR_RQ_E_ARB */
#define MME1_RTR_LBW_WR_RQ_E_ARB_W_SHIFT 0
#define MME1_RTR_LBW_WR_RQ_E_ARB_W_MASK 0x7
#define MME1_RTR_LBW_WR_RQ_E_ARB_S_SHIFT 8
#define MME1_RTR_LBW_WR_RQ_E_ARB_S_MASK 0x700
#define MME1_RTR_LBW_WR_RQ_E_ARB_N_SHIFT 16
#define MME1_RTR_LBW_WR_RQ_E_ARB_N_MASK 0x70000
#define MME1_RTR_LBW_WR_RQ_E_ARB_L_SHIFT 24
#define MME1_RTR_LBW_WR_RQ_E_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_WR_RQ_W_ARB */
#define MME1_RTR_LBW_WR_RQ_W_ARB_E_SHIFT 0
#define MME1_RTR_LBW_WR_RQ_W_ARB_E_MASK 0x7
#define MME1_RTR_LBW_WR_RQ_W_ARB_S_SHIFT 8
#define MME1_RTR_LBW_WR_RQ_W_ARB_S_MASK 0x700
#define MME1_RTR_LBW_WR_RQ_W_ARB_N_SHIFT 16
#define MME1_RTR_LBW_WR_RQ_W_ARB_N_MASK 0x70000
#define MME1_RTR_LBW_WR_RQ_W_ARB_L_SHIFT 24
#define MME1_RTR_LBW_WR_RQ_W_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_WR_RQ_N_ARB */
#define MME1_RTR_LBW_WR_RQ_N_ARB_W_SHIFT 0
#define MME1_RTR_LBW_WR_RQ_N_ARB_W_MASK 0x7
#define MME1_RTR_LBW_WR_RQ_N_ARB_E_SHIFT 8
#define MME1_RTR_LBW_WR_RQ_N_ARB_E_MASK 0x700
#define MME1_RTR_LBW_WR_RQ_N_ARB_S_SHIFT 16
#define MME1_RTR_LBW_WR_RQ_N_ARB_S_MASK 0x70000
#define MME1_RTR_LBW_WR_RQ_N_ARB_L_SHIFT 24
#define MME1_RTR_LBW_WR_RQ_N_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_WR_RQ_S_ARB */
#define MME1_RTR_LBW_WR_RQ_S_ARB_W_SHIFT 0
#define MME1_RTR_LBW_WR_RQ_S_ARB_W_MASK 0x7
#define MME1_RTR_LBW_WR_RQ_S_ARB_E_SHIFT 8
#define MME1_RTR_LBW_WR_RQ_S_ARB_E_MASK 0x700
#define MME1_RTR_LBW_WR_RQ_S_ARB_N_SHIFT 16
#define MME1_RTR_LBW_WR_RQ_S_ARB_N_MASK 0x70000
#define MME1_RTR_LBW_WR_RQ_S_ARB_L_SHIFT 24
#define MME1_RTR_LBW_WR_RQ_S_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_WR_RQ_L_ARB */
#define MME1_RTR_LBW_WR_RQ_L_ARB_W_SHIFT 0
#define MME1_RTR_LBW_WR_RQ_L_ARB_W_MASK 0x7
#define MME1_RTR_LBW_WR_RQ_L_ARB_E_SHIFT 8
#define MME1_RTR_LBW_WR_RQ_L_ARB_E_MASK 0x700
#define MME1_RTR_LBW_WR_RQ_L_ARB_S_SHIFT 16
#define MME1_RTR_LBW_WR_RQ_L_ARB_S_MASK 0x70000
#define MME1_RTR_LBW_WR_RQ_L_ARB_N_SHIFT 24
#define MME1_RTR_LBW_WR_RQ_L_ARB_N_MASK 0x7000000
/* MME1_RTR_LBW_WR_RS_E_ARB */
#define MME1_RTR_LBW_WR_RS_E_ARB_W_SHIFT 0
#define MME1_RTR_LBW_WR_RS_E_ARB_W_MASK 0x7
#define MME1_RTR_LBW_WR_RS_E_ARB_S_SHIFT 8
#define MME1_RTR_LBW_WR_RS_E_ARB_S_MASK 0x700
#define MME1_RTR_LBW_WR_RS_E_ARB_N_SHIFT 16
#define MME1_RTR_LBW_WR_RS_E_ARB_N_MASK 0x70000
#define MME1_RTR_LBW_WR_RS_E_ARB_L_SHIFT 24
#define MME1_RTR_LBW_WR_RS_E_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_WR_RS_W_ARB */
#define MME1_RTR_LBW_WR_RS_W_ARB_E_SHIFT 0
#define MME1_RTR_LBW_WR_RS_W_ARB_E_MASK 0x7
#define MME1_RTR_LBW_WR_RS_W_ARB_S_SHIFT 8
#define MME1_RTR_LBW_WR_RS_W_ARB_S_MASK 0x700
#define MME1_RTR_LBW_WR_RS_W_ARB_N_SHIFT 16
#define MME1_RTR_LBW_WR_RS_W_ARB_N_MASK 0x70000
#define MME1_RTR_LBW_WR_RS_W_ARB_L_SHIFT 24
#define MME1_RTR_LBW_WR_RS_W_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_WR_RS_N_ARB */
#define MME1_RTR_LBW_WR_RS_N_ARB_W_SHIFT 0
#define MME1_RTR_LBW_WR_RS_N_ARB_W_MASK 0x7
#define MME1_RTR_LBW_WR_RS_N_ARB_E_SHIFT 8
#define MME1_RTR_LBW_WR_RS_N_ARB_E_MASK 0x700
#define MME1_RTR_LBW_WR_RS_N_ARB_S_SHIFT 16
#define MME1_RTR_LBW_WR_RS_N_ARB_S_MASK 0x70000
#define MME1_RTR_LBW_WR_RS_N_ARB_L_SHIFT 24
#define MME1_RTR_LBW_WR_RS_N_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_WR_RS_S_ARB */
#define MME1_RTR_LBW_WR_RS_S_ARB_W_SHIFT 0
#define MME1_RTR_LBW_WR_RS_S_ARB_W_MASK 0x7
#define MME1_RTR_LBW_WR_RS_S_ARB_E_SHIFT 8
#define MME1_RTR_LBW_WR_RS_S_ARB_E_MASK 0x700
#define MME1_RTR_LBW_WR_RS_S_ARB_N_SHIFT 16
#define MME1_RTR_LBW_WR_RS_S_ARB_N_MASK 0x70000
#define MME1_RTR_LBW_WR_RS_S_ARB_L_SHIFT 24
#define MME1_RTR_LBW_WR_RS_S_ARB_L_MASK 0x7000000
/* MME1_RTR_LBW_WR_RS_L_ARB */
#define MME1_RTR_LBW_WR_RS_L_ARB_W_SHIFT 0
#define MME1_RTR_LBW_WR_RS_L_ARB_W_MASK 0x7
#define MME1_RTR_LBW_WR_RS_L_ARB_E_SHIFT 8
#define MME1_RTR_LBW_WR_RS_L_ARB_E_MASK 0x700
#define MME1_RTR_LBW_WR_RS_L_ARB_S_SHIFT 16
#define MME1_RTR_LBW_WR_RS_L_ARB_S_MASK 0x70000
#define MME1_RTR_LBW_WR_RS_L_ARB_N_SHIFT 24
#define MME1_RTR_LBW_WR_RS_L_ARB_N_MASK 0x7000000
/* MME1_RTR_DBG_E_ARB */
#define MME1_RTR_DBG_E_ARB_W_SHIFT 0
#define MME1_RTR_DBG_E_ARB_W_MASK 0x7
#define MME1_RTR_DBG_E_ARB_S_SHIFT 8
#define MME1_RTR_DBG_E_ARB_S_MASK 0x700
#define MME1_RTR_DBG_E_ARB_N_SHIFT 16
#define MME1_RTR_DBG_E_ARB_N_MASK 0x70000
#define MME1_RTR_DBG_E_ARB_L_SHIFT 24
#define MME1_RTR_DBG_E_ARB_L_MASK 0x7000000
/* MME1_RTR_DBG_W_ARB */
#define MME1_RTR_DBG_W_ARB_E_SHIFT 0
#define MME1_RTR_DBG_W_ARB_E_MASK 0x7
#define MME1_RTR_DBG_W_ARB_S_SHIFT 8
#define MME1_RTR_DBG_W_ARB_S_MASK 0x700
#define MME1_RTR_DBG_W_ARB_N_SHIFT 16
#define MME1_RTR_DBG_W_ARB_N_MASK 0x70000
#define MME1_RTR_DBG_W_ARB_L_SHIFT 24
#define MME1_RTR_DBG_W_ARB_L_MASK 0x7000000
/* MME1_RTR_DBG_N_ARB */
#define MME1_RTR_DBG_N_ARB_W_SHIFT 0
#define MME1_RTR_DBG_N_ARB_W_MASK 0x7
#define MME1_RTR_DBG_N_ARB_E_SHIFT 8
#define MME1_RTR_DBG_N_ARB_E_MASK 0x700
#define MME1_RTR_DBG_N_ARB_S_SHIFT 16
#define MME1_RTR_DBG_N_ARB_S_MASK 0x70000
#define MME1_RTR_DBG_N_ARB_L_SHIFT 24
#define MME1_RTR_DBG_N_ARB_L_MASK 0x7000000
/* MME1_RTR_DBG_S_ARB */
#define MME1_RTR_DBG_S_ARB_W_SHIFT 0
#define MME1_RTR_DBG_S_ARB_W_MASK 0x7
#define MME1_RTR_DBG_S_ARB_E_SHIFT 8
#define MME1_RTR_DBG_S_ARB_E_MASK 0x700
#define MME1_RTR_DBG_S_ARB_N_SHIFT 16
#define MME1_RTR_DBG_S_ARB_N_MASK 0x70000
#define MME1_RTR_DBG_S_ARB_L_SHIFT 24
#define MME1_RTR_DBG_S_ARB_L_MASK 0x7000000
/* MME1_RTR_DBG_L_ARB */
#define MME1_RTR_DBG_L_ARB_W_SHIFT 0
#define MME1_RTR_DBG_L_ARB_W_MASK 0x7
#define MME1_RTR_DBG_L_ARB_E_SHIFT 8
#define MME1_RTR_DBG_L_ARB_E_MASK 0x700
#define MME1_RTR_DBG_L_ARB_S_SHIFT 16
#define MME1_RTR_DBG_L_ARB_S_MASK 0x70000
#define MME1_RTR_DBG_L_ARB_N_SHIFT 24
#define MME1_RTR_DBG_L_ARB_N_MASK 0x7000000
/* MME1_RTR_DBG_E_ARB_MAX */
#define MME1_RTR_DBG_E_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_DBG_E_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_DBG_W_ARB_MAX */
#define MME1_RTR_DBG_W_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_DBG_W_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_DBG_N_ARB_MAX */
#define MME1_RTR_DBG_N_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_DBG_N_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_DBG_S_ARB_MAX */
#define MME1_RTR_DBG_S_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_DBG_S_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_DBG_L_ARB_MAX */
#define MME1_RTR_DBG_L_ARB_MAX_CREDIT_SHIFT 0
#define MME1_RTR_DBG_L_ARB_MAX_CREDIT_MASK 0x3F
/* MME1_RTR_SPLIT_COEF */
#define MME1_RTR_SPLIT_COEF_VAL_SHIFT 0
#define MME1_RTR_SPLIT_COEF_VAL_MASK 0xFFFF
/* MME1_RTR_SPLIT_CFG */
#define MME1_RTR_SPLIT_CFG_FORCE_WAK_ORDER_SHIFT 0
#define MME1_RTR_SPLIT_CFG_FORCE_WAK_ORDER_MASK 0x1
#define MME1_RTR_SPLIT_CFG_FORCE_STRONG_ORDER_SHIFT 1
#define MME1_RTR_SPLIT_CFG_FORCE_STRONG_ORDER_MASK 0x2
#define MME1_RTR_SPLIT_CFG_DEFAULT_MESH_SHIFT 2
#define MME1_RTR_SPLIT_CFG_DEFAULT_MESH_MASK 0xC
#define MME1_RTR_SPLIT_CFG_WR_RATE_LIM_EN_SHIFT 4
#define MME1_RTR_SPLIT_CFG_WR_RATE_LIM_EN_MASK 0x10
#define MME1_RTR_SPLIT_CFG_RD_RATE_LIM_EN_SHIFT 5
#define MME1_RTR_SPLIT_CFG_RD_RATE_LIM_EN_MASK 0x20
#define MME1_RTR_SPLIT_CFG_B2B_OPT_SHIFT 6
#define MME1_RTR_SPLIT_CFG_B2B_OPT_MASK 0x1C0
/* MME1_RTR_SPLIT_RD_SAT */
#define MME1_RTR_SPLIT_RD_SAT_VAL_SHIFT 0
#define MME1_RTR_SPLIT_RD_SAT_VAL_MASK 0xFFFF
/* MME1_RTR_SPLIT_RD_RST_TOKEN */
#define MME1_RTR_SPLIT_RD_RST_TOKEN_VAL_SHIFT 0
#define MME1_RTR_SPLIT_RD_RST_TOKEN_VAL_MASK 0xFFFF
/* MME1_RTR_SPLIT_RD_TIMEOUT */
#define MME1_RTR_SPLIT_RD_TIMEOUT_VAL_SHIFT 0
#define MME1_RTR_SPLIT_RD_TIMEOUT_VAL_MASK 0xFFFFFFFF
/* MME1_RTR_SPLIT_WR_SAT */
#define MME1_RTR_SPLIT_WR_SAT_VAL_SHIFT 0
#define MME1_RTR_SPLIT_WR_SAT_VAL_MASK 0xFFFF
/* MME1_RTR_WPLIT_WR_TST_TOLEN */
#define MME1_RTR_WPLIT_WR_TST_TOLEN_VAL_SHIFT 0
#define MME1_RTR_WPLIT_WR_TST_TOLEN_VAL_MASK 0xFFFF
/* MME1_RTR_SPLIT_WR_TIMEOUT */
#define MME1_RTR_SPLIT_WR_TIMEOUT_VAL_SHIFT 0
#define MME1_RTR_SPLIT_WR_TIMEOUT_VAL_MASK 0xFFFFFFFF
/* MME1_RTR_HBW_RANGE_HIT */
#define MME1_RTR_HBW_RANGE_HIT_IND_SHIFT 0
#define MME1_RTR_HBW_RANGE_HIT_IND_MASK 0xFF
/* MME1_RTR_HBW_RANGE_MASK_L */
#define MME1_RTR_HBW_RANGE_MASK_L_VAL_SHIFT 0
#define MME1_RTR_HBW_RANGE_MASK_L_VAL_MASK 0xFFFFFFFF
/* MME1_RTR_HBW_RANGE_MASK_H */
#define MME1_RTR_HBW_RANGE_MASK_H_VAL_SHIFT 0
#define MME1_RTR_HBW_RANGE_MASK_H_VAL_MASK 0x3FFFF
/* MME1_RTR_HBW_RANGE_BASE_L */
#define MME1_RTR_HBW_RANGE_BASE_L_VAL_SHIFT 0
#define MME1_RTR_HBW_RANGE_BASE_L_VAL_MASK 0xFFFFFFFF
/* MME1_RTR_HBW_RANGE_BASE_H */
#define MME1_RTR_HBW_RANGE_BASE_H_VAL_SHIFT 0
#define MME1_RTR_HBW_RANGE_BASE_H_VAL_MASK 0x3FFFF
/* MME1_RTR_LBW_RANGE_HIT */
#define MME1_RTR_LBW_RANGE_HIT_IND_SHIFT 0
#define MME1_RTR_LBW_RANGE_HIT_IND_MASK 0xFFFF
/* MME1_RTR_LBW_RANGE_MASK */
#define MME1_RTR_LBW_RANGE_MASK_VAL_SHIFT 0
#define MME1_RTR_LBW_RANGE_MASK_VAL_MASK 0x3FFFFFF
/* MME1_RTR_LBW_RANGE_BASE */
#define MME1_RTR_LBW_RANGE_BASE_VAL_SHIFT 0
#define MME1_RTR_LBW_RANGE_BASE_VAL_MASK 0x3FFFFFF
/* MME1_RTR_RGLTR */
#define MME1_RTR_RGLTR_WR_EN_SHIFT 0
#define MME1_RTR_RGLTR_WR_EN_MASK 0x1
#define MME1_RTR_RGLTR_RD_EN_SHIFT 4
#define MME1_RTR_RGLTR_RD_EN_MASK 0x10
/* MME1_RTR_RGLTR_WR_RESULT */
#define MME1_RTR_RGLTR_WR_RESULT_VAL_SHIFT 0
#define MME1_RTR_RGLTR_WR_RESULT_VAL_MASK 0xFF
/* MME1_RTR_RGLTR_RD_RESULT */
#define MME1_RTR_RGLTR_RD_RESULT_VAL_SHIFT 0
#define MME1_RTR_RGLTR_RD_RESULT_VAL_MASK 0xFF
/* MME1_RTR_SCRAMB_EN */
#define MME1_RTR_SCRAMB_EN_VAL_SHIFT 0
#define MME1_RTR_SCRAMB_EN_VAL_MASK 0x1
/* MME1_RTR_NON_LIN_SCRAMB */
#define MME1_RTR_NON_LIN_SCRAMB_EN_SHIFT 0
#define MME1_RTR_NON_LIN_SCRAMB_EN_MASK 0x1
#endif /* ASIC_REG_MME1_RTR_MASKS_H_ */
|
